FPGA implementation of a pyramidal weightless neural networks learning system

International Journal of Neural Systems

Volumn 13, Issue 4, 2003, Pages 225-237

  Al Alawi, Raida ^a  

^a UNIVERSITY OF BAHRAIN   (Bahrain)

Author keywords

FPGA; Neural network hardware implementation; On chip learning; PLN; Weightless neural networks

Indexed keywords

EID: 10844257763     PISSN: 01290657     EISSN: None     Source Type: Journal    
DOI: 10.1142/S012906570300156X     Document Type: Article

References (24)

1. T. M. Jørgensen and C. Linneberg 1999, "Theoretical analysis and improved decision criteria for the n-Tuple classifier," IEEE Transactions on Pattern Analysis and Machine Intelligence 21, 336-347.
2. J. Austin 1998, "RAM-Based Neural Networks, a Short History," In RAM-Based Neural Networks, ed. J. Austin (World Scientific, UK), pp. 3-17.
3. I. Aleksander 1989, "The Logic of Connection-ist Systems," In Neural Computing Architectures, ed. I. Aleksander (North Oxford Press, London), pp. 133-155.
4. R. Al-Alawi and T. J. Stonham 1992, "A training strategy and functionality analysis of digital multilayer neural network," Journal of Intelligent Systems 2(1), 52-91.
5. B. Zhang, L. Zhang and H. Zhang 1992, "A quantitative analysis of the behaviors of the PLN networks," Neural Networks 5, 639-644.
6. T. G. Clarkson, C. K. Ng and Y. Guan 1993, "The pRAM: An adaptive VLSI chip," IEEE Transaction in Neural Networks 4, 408-412.
7. I. Aleksander 1990, An Introduction to Neural Computing (Chapman and Hall, London).
8. Y. Guan, T. G. Clarkson, D. Gorse and J. G. Taylor 1994, "Noisy reinforcement training for pRAM nets," Neural Networks 7, 523-528.
9. C. Myers and I. Aleksander, "Output functions for probabilistic logic nodes," In Proceedings of the IEE International Conference on Neural Networks (London), pp. 310-314.
10. I. Aleksander 1989, "Ideal neurons for neural computers," In Parallel Processing in Neural Systems and Computers, eds. R. Eckmiller, G. Hartmann and G. Hauske (Elsevier Science), pp. 225-228.
11. A. de Carvalho, M. C. Fairhurst and D. L. Bisset 1994, "Progressive learning algorithm for GSN feed forward neural architectures," IEE Electronics Letters, 30(6), 506-507.
12. P. J. L. Adeodato and J. Taylor 1996, "Storage capacity of RAM-based neural networks: Pyramids," Neural Networks World 6(3), 241-249.
13. M. C. P. de Souto, K. S. Guimarães and T. B. Ludermir 1995, "On the intractability of loading pyramidal architectures," In Proceedings of the IEE International Conference on Artificial Neural Networks, pp. 189-194.
14. R. Al-Alawi and T. J. Stonham 1989, "Functionality of multi-layer Boolean neural networks," Electronics Letters 25(10), 657-659.
15. E. V. Simões, L. F. Uebel and D. A. C. Barone 1996, "Hardware implementation of RAM neural networks," Pattern Recognition Letters 17(4), 421-429.
16. H. Bolouri, P. Morgan and C. Peacock 1995, "A RAM-based neural network architecture for wafer scale integration," Proc. IEEE Int. Conf. on Wafer Scale Integration (San Francisco), pp. 82-90.
17. I. Aleksander 1989, "Canonical neural nets based on logic nodes," In Proceedings of the IEE International Conference on Artificial Neural Network (London), pp. 110-114.
18. Xilinx product data sheets, "XC4000E and XC4000X Series Field Programmable Gate Arrays," http://www.xilinx.com/partinfo/4000.pdf
19. Xilinx product data sheets, "Foundation Series Quick Start Guide," http://www.xilinx.com/support/sw-nanuals/2-1i/download/qsprint.pdf
20. D. Gorse and J. G. Taylor 1991, "A continuous input RAM-based stochastic neural model," Neural Networks 4, 657-665.
21. A. Ferguson and H. Bolouri 1997, "Improving reinforcement learning in stochastic RAM-based neural networks," Neural Processing Letters 3, 11-15.
22. D. Gorse and J. G. Taylor 1991, "Universal associative stochastic learning automata," Neural Networks World 1, 193-202.
23. D. E. Rumelhart, G. E. Hinton and R. J. Williams 1986, "Learning Internal representations by Error Propagation," In Parallel Distributed Processing, eds. D. E. Rumelhart and J. L. McClelend, (Cambridge, MA: MIT Press), pp. 318-362.
24. Scott Hauck 1998, "The roles of FPGAs in reprogrammable systems," Proceedings of the IEEE 86(4), 615-639.