|
Volumn 2001-January, Issue , 2001, Pages 350-355
|
On accumulator-based bit-serial test response compaction schemes
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BUILT-IN SELF TEST;
LOGIC CIRCUITS;
SHIFT REGISTERS;
ARITHMETIC CIRCUIT;
BENCHMARK CIRCUIT;
DATA PATHS;
FAULT COVERAGES;
PARALLEL TEST;
RESPONSE COMPACTION;
SPECIAL PURPOSE PROCESSORS;
TESTING STRUCTURES;
COMPACTION;
|
EID: 10444279378
PISSN: 19483287
EISSN: 19483295
Source Type: Conference Proceeding
DOI: 10.1109/ISQED.2001.915255 Document Type: Conference Paper |
Times cited : (4)
|
References (9)
|