메뉴 건너뛰기




Volumn 2001-January, Issue , 2001, Pages 350-355

On accumulator-based bit-serial test response compaction schemes

Author keywords

[No Author keywords available]

Indexed keywords

BUILT-IN SELF TEST; LOGIC CIRCUITS; SHIFT REGISTERS;

EID: 10444279378     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2001.915255     Document Type: Conference Paper
Times cited : (4)

References (9)
  • 2
    • 0027576849 scopus 로고
    • Test response compaction in accumulators with rotate carry adders
    • April
    • J. Rajski and J. Tyszer, "Test Response Compaction in Accumulators with Rotate Carry Adders", IEEE Trans. on CAD, Vol. 12, No. 4, pp. 531-539, April 1993.
    • (1993) IEEE Trans. on CAD , vol.12 , Issue.4 , pp. 531-539
    • Rajski, J.1    Tyszer, J.2
  • 3
    • 0027606683 scopus 로고
    • Accumulator-based compaction of test responses
    • June
    • J. Rajski and J. Tyszer, "Accumulator-Based Compaction of Test Responses", IEEE Trans. on Computers, Vol. 42, No. 6, pp. 643-650, June 1993.
    • (1993) IEEE Trans. on Computers , vol.42 , Issue.6 , pp. 643-650
    • Rajski, J.1    Tyszer, J.2
  • 4
    • 0029724324 scopus 로고    scopus 로고
    • Test response compaction using arithmetic functions
    • Princeton, NJ, Apr. 28 - May 1
    • A. P. Stroele, "Test Response Compaction Using Arithmetic Functions", Proc. of VLSI Test Symposium, pp. 380-386, Princeton, NJ, Apr. 28 - May 1, 1996.
    • (1996) Proc. of VLSI Test Symposium , pp. 380-386
    • Stroele, A.P.1
  • 5
    • 0034480139 scopus 로고    scopus 로고
    • Test response compaction by an accumulator behaving as a multiple input non-linear feedback shift register
    • Atlantic City, NJ, Oct. 3-5
    • D. Bakalis, D. Nikolos and X. Kavousianos, "Test Response Compaction by an Accumulator Behaving as a Multiple Input Non-Linear Feedback Shift Register", Proc. of International Test Conference, pp. 804-811, Atlantic City, NJ, Oct. 3-5, 2000.
    • (2000) Proc. of International Test Conference , pp. 804-811
    • Bakalis, D.1    Nikolos, D.2    Kavousianos, X.3
  • 6
    • 0032318588 scopus 로고    scopus 로고
    • Bit serial pattern generation and response compaction using arithmetic functions
    • Monterey, CA, Apr. 26-30
    • A. P. Stroele, "Bit Serial Pattern Generation and Response Compaction Using Arithmetic Functions", Proc. of VLSI Test Symposium, pp. 78-84, Monterey, CA, Apr. 26-30, 1998.
    • (1998) Proc. of VLSI Test Symposium , pp. 78-84
    • Stroele, A.P.1
  • 9
    • 0002279899 scopus 로고
    • Design considerations for parallel pseudorandom pattern generators
    • P. H. Bardell, "Design Considerations for Parallel Pseudorandom Pattern Generators", Journal of Electronic Testing, No. 1, pp. 73-87, 1990.
    • (1990) Journal of Electronic Testing , Issue.1 , pp. 73-87
    • Bardell, P.H.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.