A 10-GB/s SONET-compliant CMOS transceiver -With low crosstalk and intrinsic jitter

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 12, 2004, Pages 2349-2358

  Werker, Heinz ^a   Mechnig, Stephan ^a   Holuigue, Christophe ^a   Ebner, Christian ^a   Mitteregger, Gerhard ^a   Romani, Ernesto ^a   Roger, Frédéric ^a   Blon, Thomas ^a   Moyal, Michael ^a   Vena, Marcello ^a   Melodia, Andrea ^a   Fisher, John ^b   Le Grand De Mercey, Grégoire ^c   Geib, Heribert ^a  

^a Xignal Technologies AG   (Germany)

^b Vishay   (United States)

^c BUNDESWEHR UNIVERSITY MUNICH   (Germany)

Author keywords

Clock and data recovery; CMOS integrated circuits; Crosstalk; Integrated inductors; Jitter; OC 192; Phase locked loops; SONET; Transceivers; Voltage controlled oscillators

Indexed keywords

CROSSTALK; ELECTRIC INDUCTORS; JITTER; PHASE LOCKED LOOPS; TRANSCEIVERS; VARIABLE FREQUENCY OSCILLATORS;

CLOCK AND DATA RECOVERY; INTEGRATED INDUCTORS; OC-192; SONET;

CMOS INTEGRATED CIRCUITS;

EID: 10444268061     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.835652     Document Type: Conference Paper

References (8)

1. Y. Greshishchev et al., "A fully integrated SiGe receiver IC for 10 Gb/s data rate," IEEE J. Solid-State Circuits, pp. 1949-1957, Dec. 2000.
2. J. Cao et al., "OC-192 receiver in standard 0.18 μm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 250-251.
3. P. Andreani, "A 2 GHz, 17% tuning range quadrature CMOS VCO with high figure-of-merit and 0.6° phase error," in Proc. ESSCIRC, Sept. 2002, pp. 815-818.
4. E. Säckinger and W. C. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers," IEEE J. Solid-State Circuits, vol. 35, pp. 1884-1888, Dec. 2000.
5. T. O. Anderson, W. J. Hurd, and W. C. Lindsey, "Transition tracking bit synchronization system,", Dec. 7, 1971.
6. A. Pottbacker et al., "A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s," IEEE J. Solid-State Circuits, vol. 27, pp. 1747-1751, Dec. 1992.
7. H. Nosaka et al., "A 10-Gb/s data-pattern independent clock and data recovery circuit with a two-mode phase comparator." IEEE J. Solid-State Circuits, vol. 38, pp. 192-197, Feb. 2003.
8. J. Savoj and B. Razavi, High-Speed CMOS Circuits for Optical Receivers. Boston, MA: Kluwer, 2002, pp. 67-69.