Modelling on-chip circular double-spiral stacked inductors for RFICs

IEE Proceedings: Microwaves, Antennas and Propagation

Volumn 150, Issue 6, 2003, Pages 463-469

  Yin, W Y ^a   Pan, S J ^a   Matsumura, E ^b   Li, L W ^a   Gan, Y B ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CURVE FITTING; EQUIVALENT CIRCUITS; INDUCTANCE MEASUREMENT; INTEGRATED CIRCUITS; INTERPOLATION; MATHEMATICAL MODELS; NATURAL FREQUENCIES; POLYNOMIALS; SCATTERING PARAMETERS; SEMICONDUCTING SILICON; SUBSTRATES;

DEEMBEDDING TECHNIQUES; DOUBLE SPIRAL STACKED INDUCTORS; POLYNOMIAL INTERPOLATION TECHNIQUE; RADIO FREQUENCY INTEGRATED CIRCUITS; SOFTWARE PACKAGE SPICE; Y PARAMETERS;

ELECTRIC INDUCTORS;

EID: 0842269061     PISSN: 13502417     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-map:20030854     Document Type: Article

References (10)

1. Long, J.R., and Copeland, M.A.: 'The modeling, characterization, and design of monolithic inductors for silicon RF IC's', IEEE J. Solid-State Circuits, 1997, 32, (3), pp. 357-369
2. Niknejad, A.M., and Meyer, R.G.: 'Analysis, design, and optimization of spiral inductors and transformers for Si RF IC's', IEEE J. Solid-State Circuits, 1998, 33, (10), pp. 1470-1481
3. Arcioni, P., Castello, R., de Astis, G., Sacchi, E., and Svelto, F.: 'Measurement and modeling of Si integrated inductors', IEEE Trans. Instrum. Meas., 1998, 47, (5), pp. 1372-1378
4. Koutsoyannopoulos, Y. K., and Papananos, Y.: 'Systematic analysis and modeling of integrated inductors and transformers in RFIC design', IEEE Trans. Circuits Systems-II: Analog Digit. Signal Process., 2000, 47, (8), pp. 699-713
5. Yue, C.P., and Wong, S.S.: 'Physical modeling of spiral inductors on silicon', IEEE Trans. Electron Devices, 2000, 47, (3), pp. 560-568
6. Yue, C.P., and Wong, S.S.: 'On-chip spiral inductors with patterned ground shields for Si-based RFICs', IEEE J. Solid-State Circuits, 1998, 33, (5), pp. 743-752
7. Lopez-Villegas, J.M., Samitier, J., Cane, C., Losantos, P., and Bausells, J.: 'Improvement of the quality factor of RF integrated inductors by layout optimization', IEEE Trans. Microw. Theory Tech., 2000, 48, (1), pp. 76-83
8. Mernyei, F., Darrer, F., Pardoen, M., and Sibrai, A.: 'Reducing the substrate losses of RF integrated inductors', IEEE Microw. Guided Wave Lett., 1998, 8, (9), pp. 300-301
9. Niknejad, A.M., and Meyer, R.G.: 'Analysis of eddy-current losses over conductive substrates with applications to monolithic inductors and transformers', IEEE Trans. Microw. Theory Tech., 2001, 49, (1), pp. 166-176
10. Zolfaghari, A., Chan, A., and Razavi, B.: 'Stacked inductors and transformers in CMOS technology', IEEE J. Solid-State Circuits, 2001, 36, (4), pp. 620-628