Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors

Operating Systems Review (ACM)

Volumn 32, Issue 5, 1998, Pages 307-318

  Ranganathan, Parthasarathy ^a   Gharachorloo, Kourosh ^b   Adve, Sarita V ^a   Barroso, Luiz André ^b  

^a RICE UNIVERSITY   (United States)

^b HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0542380427     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/384265.291067     Document Type: Article

References (31)

1. H. Abdel-Shafi, J. Hall, S. V. Adve, and V. S. Adve. An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors. In Proceedings of the 3rd International Symposium on High-Performance Computer Architecture, pages 204-215, February 1997.
2. L. A. Barroso, K. Gharachorloo, and E. D. Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998.
3. A. L. Cox and R. J. Fowler. Adaptive cache coherency for detecting migratory shared data. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 98-108, May 1993.
4. Z. Cventanovic and D. Bhandarkar. Performance characterization of the Alpha 21164 microprocessor using TP and SPECworkloads. In Proceedings of the 21St Annual International Symposium on Computer Architecture, pages 60-70, Apr 1994.
5. Z. Cvetanovic and D. D. Donaldson. AlphaServer 4100 performance characterization. Digital Technical Journal, 8(4):3-20, 1996.
6. R. J. Eickemeyer, R. E. Johnson, S. R. Kunkel, M. S. Squillante, and S. Liu. Evaluation of multithreaded uniprocessors for commercial application environments. In Proceedings of the 21th Annual International Symposium on Computer Architecture, pages 203-212, June 1996.
7. K. Gharachorloo, A. Gupta, and J. Hennessy. Two techniques to enhance the performance of memory consistency models. In Proceedings of the 1991 International Conference on Parallel Processing, pages 1:355-364, August 1991.
8. K. Gharachorloo, A. Gupta, and J. Hennessy. Hiding memory latency using dynamic scheduling in shared-memory multiprocessors. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 22-33, May 1992.
9. M. D. Hill, J. R. Larus, S. K. Reinhardt, and D. A. Wood. Cooperative shared memory: Software and hardware support for scalable multiprocessors. TOCS, 11(4):300-318, November 1993.
10. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings 17th Annual International Symposium on Computer Architecture, pages 364-373, June 1990.
11. K. Keeton, D. A. Patterson, Y. Q. He, R. C. Raphael, and W. E. Baker. Performance Characterization of the Quad Pentium Pro SMP Using OLTP Workloads. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998.
12. D. Kroft. Lockup-free instruction fetch/prefetch cache organization. In Proceedings of the 8th Annual International Symposium on Computer Architecture, pages 81-85, 1981.
13. J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy, and S.S. Parekh. An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998.
14. A. M. G. Maynard, C. M. Donnelly, and B. R. Olszewski. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 145-156, Oct 1994.
15. J. D. McCalpin. Memory bandwidth and machine balance in current high performance computers. In IEEE Technical Committee on Computer Architecture Newsletter, Dec 1995.
16. B. A. Nayfeh, L. Hammond, and K. Olukotun. Evaluation of Design Alternatives for a Multiprocessor Micro processor. In Proceedings of the 23rd International Symp. on Computer Architec ture, pages 67-77, May 1996.
17. V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM Reference Manual version 1.0. Technical Report 9705, Department of Electrical and Computer e University, August 1997.
18. V. S. Pai, P. Ranganathan, and S. V. Adve. The Impact of Instruction Level Parallelism on Multiprocessor Performance and Simulation Methodology. In Proceedings of the 3rd International Symposium on High Performance Computer Architecture, pages 72-83, February 1997.
19. V. S. Pai, P. Ranganathan, S. V. Adve, and T. Harton. An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 12-23, Oct. 1996.
20. S. E. Perl and R. L. Sites. Studies of windows NT performance using dynamic execution traces. In Proceedings of the Second Symposium on Operating System Design and Implementation, pages 169-184, Oct. 1996.
21. M. Rosenblum, E. Bugnion, S. A. Herrod, E. Witchel, and A. Gupta. The impact of architectural trends on operating system performance. In Proceedings of the Fifteenth ACM Symposium on Operating Systems Principles, pages 285-298, 1995.
22. J. Skeppstedt and P. Stenstrom. A Compiler Algorithm that Reduces Read Latency in Ownership-Based Cache Coherence Protocols. In International Conference on Parallel Architectures and Compilation Techniques, 1995.
23. A. Srivastava and A. Eustace. ATOM: A System for Building Customized Program Analys is Tools. Proceedings of the ACM SIGPLAN '94 Conference on Programming Languages, March 1994.
24. Standard Performance Council. The SPEC95 CPU Benchmark Suite. http://www.specbench.org, 1995.
25. P. Stenstrom, M. Brorsson, and L. Sandberg. An adaptive cache coherence protocol optimized for migratory sharing. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 109-118, May 1993.
26. T.-Y.Yeh and Y.N.Part. Alternative Implementations of Two-level Adaptive Branch Prediction. In Proceedings of the 19th Annual International Symposium on Computer Architecture, 1992.
27. S. S. Thakkar and M. Sweiger. Performance of an OLTP application on Symmetry multiprocessor system. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 228-238, June 1990.
28. P. Trancoso, J.-L. Larriba-Pey, Z. Zhang, and J. Torrellas. The memory performance of DSS commercial workloads in shared-memory multiprocessors. In Third International Symposium on HighPerformance Computer Architecture, Jan 1997.
29. Transaction Processing Performance Council. TPC Benchmark B (Online Transaction Processing) Standard Specification, 1990.
30. Transaction Processing Performance Council. TPC Benchmark D (Decision Support) Standard Specification, Dec 1995.
31. S. C. Woo, M. Ohara, E. Tome, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, June 1995.