Investigating Optimal Local Memory Performance

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 218-227

  Temam, Olivier ^a  

^a UNIVERSITY OF VERSAILLES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0348230816     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291050     Document Type: Article

References (19)

1. Santosh G. Abraham and Rabin A. Sugumar. Efficient simulation of caches under optimal replacement with applications to miss characterization. In Proceedings of the ACM International Conference on Measurement and Modeling of Computer Systems, 1993.
2. L. A. Belady. A Study of Replacement Algorithms for a Virtual-Storage Computer. IBM Systems Journal, 5(2):78-101, 1966.
3. D. Burger, A. Kägi, and J. R. Goodman. Memory band-width limitations of future microprocessors. In Proceedings of the 23rd ACM International Symposium on Computer Architecture, Philadelphia, May 1996.
4. Douglas C. Burger, Alan Kagi, and James R. Goodman. The Declining Effectiveness of Dynamic Caching for General-Purpose Microprocessors. Technical Report 1261, University of Wisconsin, Madison, April 1996.
5. Pei Cao, Edward Felten, Anna Karlin, and Kai Li. A study of integrated prefetching and caching strategies. In Proceedings of ACM International Conference on Measurement and Modeling of Computer Systems, pages 188-196, Ottawa, Canada, May 1995.
6. K. K. Chan, C. C. Hay, J. R. Keller, G. P. Kurpanek, F. X. Schumacher, and J. Sheng. Design of the hp pa-7200 cpu. Hewlett-Packard Journal, February 1996.
7. Digital Equipment Corporation. Atom, user manual. Technical report, Digital Equipment Corporation, Maynard, Massachusetts, June 1995.
8. John W. C. Fu, Janak H. Patel, and B. L. Janssens. Stride Directed Prefetching in Scalar Processors. In Proceedings of the 26th IEEE International Symposium on Microarchitecture, 1992.
9. Elana D. Granston and Alexander V. Veidenbaum. An Integrated Hardware/Software Solution for Effective Management of Local Storage in High-Performance Systems. In International Conference on Parallel Processing, volume II, pages 83-90, August 1991.
10. John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach, 2nd Edition. Morgan Kaufmann Publishers Inc., 1996.
11. L. P. Horwitz, R. M. Karp, R. E. Miller, and S. Winograd. Index register allocation. ACM Journal, 13(1):43-61, January 1966.
12. Norman P, Jouppi. Improving Direct-Mapped Cache Performance by the Addition of a Small, Fully-Associative Cache and Prefetch Buffers. In Proceedings of the 17th ACM International Symposium on Computer Architecture, pages 364-373, May 1990.
13. R.L. Mattson, J. Gecsei, D.R. Slutz, and I.L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems journal, 9(2):78-117, 1970.
14. S. McFarling. Cache Replacement with Dynamic Exclusion. In Internal Symposium on Computer Architecture, 1992.
15. Kathryn S. McKinley and Olivier Temam. A quantitative analysis of loop nest locality. In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, October 1996.
16. Jesus Sanchez, Antonio Gonzalez, and Mateo Valero. Software Management of Selective and Dual Data Caches . in IEEE TCCA Newsletter, March 1997.
17. André Seznec. A Case for Two-Way Skewed-Associative Caches. In Proceedings of the 20th International Symposium on Computer Architecture, pages 169-178, San Diego, May 1993.
18. André Seznec. Decoupled sectored caches: Conciliating low tag implementation cost and low miss ratio. In Proceedings of the 21th International Symposium on Computer Architecture, pages 384-393, 1994.
19. Olivier Temam. Investigating optimal local memory performance. Technical Report 97/25, PRiSM, Versailles University, December 1997.