A Theory of Non-Deterministic Networks

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 709-716

  Mishchenko, Alan ^a   Brayton, Robert K ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN NETWORKS; NON-DETERMINISTIC (ND) NETWORKS;

ALGORITHMS; COMPUTER SIMULATION; LOGIC GATES; THEOREM PROVING; VECTORS;

LOGIC CIRCUITS;

EID: 0348040098     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. D. Brand, "Verification of large synthesized designs", Proc. ICCAD '93, pp. 456-459.
2. R. K. Brayton, G. D. Hachtel, C. T. McMullen, A. L. SangiovanniVincentelli, Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, Dordrecht, 1984.
3. A. Mishchenko, and R. Brayton, "A Boolean paradigm for multivalued logic synthesis", Proc. IWLS'02, June, 2002, pp. 173-177.
4. A. Mishchenko, and R. Brayton, "Simplification of non-deterministic multi-valued networks", Proc. ICCAD'02, pp.557-562.
5. A. Mishchenko, and R. Brayton, "A Theory of Non-Deterministic Networks", UC Berkeley Tech. Rep., ERL, EECS Dept., Feb. 2003.
6. MVSIS Group. MVSIS. UC Berkeley. http:/Avwwcad.eecs.berkeley.edu/mvsis/
7. R. L. Rudell and A. Sangiovanni-Vincentelli, "Multiple-valued minimization for PLA optimization", IEEE Trans. CAD, Vol. 6(5), pp. 727-750, Sep. 1987.
8. E. Sentovich, et al, "SIS: A system for sequential circuit synthesis", Tech. Rep. UCB/ERI, M92/41, ERL, Dept. of EECS, Univ. of California, Berkeley, 1992.
9. Y. Watanabe, L. Guerra and R. K. Brayton, "Logic optimization with multi-output gates", Proc. ICCD '93, pp. 416-420.
10. N. Yevtushenko, T. Villa, R. K. Brayton, A. Petrenko, and A. L. Sangiovanni-Vincentelli, "Solution of parallel language equations for logic synthesis", Proc. ICCAD '01, Nov. 2001, pp. 103-111.