COWLS: Hardware-Software Cosynthesis of Wireless Low-power Distributed Embedded Client-Server Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 1, 2004, Pages 2-16

  Dick, Robert P ^a   Jha, Niraj K ^b  

^a NORTHWESTERN UNIVERSITY   (United States)

^b Princeton University   (United States)

Author keywords

Client server systems; Embedded systems; Genetic algorithms; Hardware software cosynthesis; Multiobjective optimization; Processor scheduling; Real time systems; Wireless communication

Indexed keywords

ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; GENETIC ALGORITHMS; LINEAR PROGRAMMING; LOGIC PROGRAMMING; OPTIMIZATION; REAL TIME SYSTEMS; RESOURCE ALLOCATION; SCHEDULING; WIRELESS TELECOMMUNICATION SYSTEMS;

HARDWARE-SOFTWARE COSYNTHESIS; MULTIOBJECTIVE OPTIMIZATION; PROCESSOR SCHEDULING;

CLIENT SERVER COMPUTER SYSTEMS;

EID: 0347131050     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.819884     Document Type: Article

References (44)

1. D. Halchin and M. Golio, "Trends for portable wireless applications," Microwave J., vol. 40, pp. 62-78, 1997.
2. S. Komaki and E. Ogawa, "Trends of fiber-optic microcellular radio communication networks," IEICE Trans. Electron., vol. E79-C, pp. 98-103, 1996.
3. G. Comparetto and R. Ramirez, "Trends in mobile satellite technology," IEEE Comput., vol. 30, pp. 44-52, Feb. 1997.
4. F. Ananasso and F. D. Priscoli, "Issues on the evolution toward satellite personal communication networks," in Proc. Global Telecommun. Conf., Nov. 1995, pp. 541-545.
5. R. E. Barry and J. P. Jones, "Rapid world modeling from a mobile platform," in Proc. Int. Conf. Robotics & Automation, Apr. 1997, pp. 72-78.
6. D. W. Gage, "Telerobotic requirements for sensing, navigation, and communications," in Proc. Nat. Telesyst. Conf., May 1994, pp. 145-148.
7. D. D. Gajski, F. Vahid, S. Narayan, and J. Gong, Specification and Design of Embedded Systems. Englewood Cliffs, NJ: Prentice-Hall, 1994.
8. G. De Micheli and R. K. Gupta, "Hardware/software co-design," Proc. IEEE, vol. 85, pp. 349-365, Mar. 1997.
9. S. Malik, M. Martonosi, and Y.-T. S. Li, "Static timing analysis of embedded software," in Proc. Design Automation Conf., June 1997, pp. 147-152.
10. E3S: The Embedded System Synthesis Benchmarks Suite. [Online] Available: http://www.ee.princeton.edu/cad/projects.html.
11. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. New York: Freeman, 1979.
12. A. Bender, "Design of an optimal loosely coupled heterogeneous multiprocessor system," in Proc. Eur. Design Test Conf., Mar. 1996, pp. 275-281.
13. S. Prakash and A. Parker, "SOS: Synthesis of application-specific heterogeneous multiprocessor systems," J. Parallel Distributed Comput., vol. 16, pp. 338-351, Dec. 1992.
14. M. Schwiegershausen and P. Pirsch, "Formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes," in Proc. Eur. Design Automation Conf., Sept. 1995, pp. 8-13.
15. K. Kuchcinski, "Embedded system synthesis by timing constraints solving," in Proc. Int. Symp. Syst. Synthesis, Sept. 1997, pp. 50-57.
16. C. Lee, M. Potkonjak, and W. Wolf, "Synthesis of hard real-time application specific systems," Design Automation Embedded Syst., vol. 4, no. 4, pp. 215-242, 1999.
17. J. Axelsson, "Architecture synthesis and partitioning of real-time systems: A comparison of three heuristic search strategies," in Proc. Int. Workshop Hardware/Software Co-Design, Mar. 1997, pp. 161-165.
18. W. H. Wolf, "An architectural co-synthesis algorithm for distributed, embedded computing systems," IEEE Trans. VLSI Syst., vol. 5, pp. 218-229, June 1997.
19. B. P. Dave, G. Lakshminarayana, and N. K. Jha, "COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems," IEEE Trans. VLSI Syst., vol. 7, pp. 92-104, Mar. 1999.
20. T. Benner and R. Ernst, "An approach to mixed systems co-synthesis," in Proc. Int. Workshop Hardware/Software Co-Design, Mar. 1997, pp. 9-14.
21. J. Teich, T. Blickle, and L. Thiele, "An evolutionary approach to system-level synthesis," in Proc. Int. Workshop Hardware/Software Co-Design, Mar. 1997, pp. 167-171.
22. R. P. Dick and N. K. Jha, "MOGAC: A multiobjective genetic algorithm for hardware-software co-synthesis of distributed embedded systems," IEEE Trans. Computer-Aided Design, vol. 17, pp. 920-935, Oct. 1998.
23. R. P. Dick, "Multiobjective synthesis of low-power real-time distributed embedded systems," Ph.D. dissertation, Dept. Elect. Eng., Princeton Univ., Princeton, NJ, July 2002.
24. J. K. Adams and D. E. Thomas, "The design of mixed hardware/ software systems," in Proc. Design Automation Conf., June 1996, pp. 515-520.
25. R. Ernst, "Codesign of embedded systems: Status and trends," IEEE Design Test Comput., vol. 12, pp. 45-54, Apr. 1998.
26. L. Garber and D. Sims, "In pursuit of hardware-software codesign," IEEE Comput., vol. 31, pp. 12-14, June 1998.
27. G. Goossens, J. V. Praet, D. Lanneer, W. Geurts, A. Kifli, C. Liem, and P. G. Paulin, "Embedded software in real-time signal processing systems: Design technologies," Proc. IEEE, vol. 85, pp. 436-454, Mar. 1997.
28. K. G. Shin and P. Ramanathan, "Real-time computing: A new discipline of computer science and engineering," Proc. IEEE, vol. 82, pp. 6-23, Jan. 1994.
29. W. H. Wolf, "Hardware-software co-design of embedded systems," Proc. IEEE, vol. 82, pp. 967-989, July 1994.
30. C. M. Fonseca and P. J. Fleming, "Multiobjective genetic algorithms made easy: Selection, sharing, and mating restrictions," in Proc. Genetic Algorithms Eng. Syst.: Innovations Applicat., Sept. 1995, pp. 45-52.
31. R. P. Dick and N. K. Jha, "CORDS: Hardware-software co-synthesis of reconfigurable real-time distributed embedded systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 1998, pp. 62-68.
32. L. Shang and N. K. Jha, "Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs," in Proc. Int. Conf. VLSI Design, Jan. 2002, pp. 345-352.
33. Y.-T. S. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," in Proc. Design Automation Conf., June 1995, pp. 456-461.
34. B.-D. Rhee, S. L. Min, S.-S. Lim, H. Shin, C. S. Kim, and C. Y. Park, "Issues of advanced architectural features in the design of a timing tool," in Proc. Workshop Real-Time Oper. Syst. Software, May 1994, pp. 59-62.
35. Z. Chen and K. Roy, "A power macromodeling technique based on power sensitivity," in Proc. Design Automation Conf., June 1998, pp. 678-683.
36. M. Lee, V. Tiwari, S. Malik, and M. Fujita, "Power analysis and minimization techniques for embedded DSP software," IEEE Trans. VLSI Syst., vol. 5, pp. 123-135, Mar. 1997.
37. V. Tiwari, S. Malik, A. Wolfe, and M. T.-C. Lee, "Instruction level power analysis and optimization of software," J. VLSI Signal Process., vol. 13, no. 2-3, pp. 223-238, 1996.
38. Xilinx, Inc. (1997, June). A Simple Method of Estimating Power in XC4000XL/EX/E FPGAs [Online] Available: http://www.xilinx.com.
39. A. Raghunathan, N. K. Jha, and S. Dey, High-level Power Analysis and Optimization. Boston, MA: Kluwer, 1997.
40. R. Y. Chen, R. M. Owens, M. J. Irwin, and R. S. Bajwa, "Validation of an architectural level power analysis technique," in Proc. Design Automation Conf., June 1998, pp. 242-245.
41. S. W. Mahfoud and D. E. Goldberg, "Parallel recombinative simulated annealing: A genetic algorithm," Parallel Comput., vol. 21, pp. 1-28, Jan. 1995.
42. D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, MA: Addison-Wesley, 1989.
43. Embedded Microprocessor Benchmark Consortium [Online] Available: http://www.eembc.org.
44. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in Proc. Int. Workshop Hardware/Software Co-Design, Mar. 1998, pp. 97-101.