SOM on multi-FPGA ISA board-hardware aspects

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 3, Issue , 1999, Pages 1401-1405

  Suzuki, D ^a   Hammami, O ^a  

^a UNIVERSITY OF AIZU   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CONFORMAL MAPPING; INTEGRATED CIRCUIT DESIGN; NEURAL NETWORKS; SELF ORGANIZING MAPS;

2D PROJECTIONS; CLOCK FREQUENCY; HARDWARE DESIGN; MULTI-FPGA; PC HARDWARE; SOFTWARE SIMULATION; XILINX FPGA;

HARDWARE;

EID: 0345251995     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.1999.814431     Document Type: Conference Paper

References (17)

1. T. Kohonen "Self Organizing Maps" Springer Series in Information Sciences, Vol. 30, Springer DEU, 1995.
2. N. Sundararajan and P. Saratchandran (eds), "Parallel Architectnres for Artificial Nenral Networks-Paradigms and Implementations", IEEE Computer Society Press, 1998.
3. J. Hennessy and D. Patterson," Computer Architecture-A Quantitative Approach" . 2nd Ed. , Morgan Kaufman Pub. 1996.
4. J. D. Aflen and D. E. Schimmel "Issues in the Design of High Performance SIMD Architectnres" ,IEEE Trans. on PADS,pp. 818-829, Vol. 7, No. S,Angust 1996.
5. B. Pinn,F. J. Pelayo and A. Prieto " A Digital Implementation of Self Organizing Maps"in Proc. of the 4th International Conference on Microelectronics for Nenral Networks and Fuzzy Systems, pp. 260-267, Turin, Italy, Sept. 26-28, 1994.
6. S. Rueping,K. Goser and U. Rueckert "A Chip for Selforganizing featnre maps" in Proc. of the 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pp. 26-33, Tnrin, Italy, Sept. 26-28, 1994.
7. B. Brio and J. Alberto ,"Hardware Oriented Models for VLSI Implementation of SOM ", in Proc. of IWANN'95,pp. 712-719 ,Jnne 1995,LNCS 930, Springer.
8. P. Moerland and E. Fiesler" Hardware Friendly Learning Algorithms for Nenral Networks: An Overview"in Proc. of the 5th International Conference on Microelectronics for Nenral Networks and Fuzzy Systems,pp. 117-124, Lansanne,Switzerland, Feb. 12-14, 1996.
9. S. Ruping and U. Ruckert" A Scalable Processor Array for Self Organizing Maps"in Proc. of the 5th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pp. 285-291, Lansanne,Switzerland, Feb. 12-14, 1996.
10. P. Ienne, P. Thiran, and N. Vassilas, "Modified Self-Organizing Feature Map Algorithms for Efficient Digital Hardware Implementation", IEEE Transactions on neural networks, pp. 3l5-329, vol. 8, no. 2, march 1997.
11. C. E. Cox and W. Ekkehard Blanz,"CANCLIONA Fast Field-Programmable Gate Array Implementation of a Connectionist Classifier" IEEE Journal of Solid State Circuits, Vol. 27, No. 3, March 1992.
12. Virtual Computer Corporation, "Virtual ISA Proto Board User Guide", 1996. (www. vcc. com)
13. Xilinx Corp. , "The Programmable Logic Data Book" 1998.
14. Xilinx Foundation Series 1. 5 Technical Guide, December 1998.
15. Xilinx Corp. ,"Speed Metrics for High Performance FPGAs", Application Brief XBRFO15 1. 0, November 1997.
16. S. Hauck and G. Borriello,"Pin Assignment for Mnlti-FPCA Systems", IEEE Trans. on Computer Aided Design of Integrated Cirncits and Systems, Vol. 16,No. 9, Sept. 1997.
17. W. Fang and A. Wn,"Integrating HDL Synthesis and Partitionning for High Density Mnlti-FPGA Designs", IEEE Design and Test of Computers. April-Jnne 1998.