Integrating HDL synthesis and partitioning for multi-FPGA designs

IEEE Design and Test of Computers

Volumn 15, Issue 2, 1998, Pages 65-72

  Fang, Wen Jong ^a,b,c   Wu, Allen C H ^a,d,e,f,g  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b FARADAY TECHNOLOGY CORPORATION   (Taiwan)

^c SOOCHOW UNIVERSITY   (Taiwan)

^d UNIVERSITY OF ARIZONA   (United States)

^e NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

^f UNIVERSITY OF CALIFORNIA   (United States)

^g IEEE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; LOGIC GATES; SHIFT REGISTERS; TABLE LOOKUP;

FIELD PROGRAMMABLE GATE ARRAYS; LOGIC SYNTHESIS;

LOGIC DESIGN;

EID: 0032047685     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.679209     Document Type: Review

References (11)

1. R.J. Brown et al., Field-Programmable Gate Arrays, Kluwer Academic, Norwell, Mass., 1992.
2. R.J. Francis, "A Tutorial on Logic Synthesis for Lookup-Table Based FPGAs," Proc. Int'l Conf. Computer-Aided Design (IC-CAD), IEEE Computer Society Press, Los Alamitos, Calif., 1992, pp. 40-47.
3. P.K. Chan and S. Mourad, Digital Design Using Field Programmable Gate Arrays, Prentice-Hall, Englewood Cliffs, N.J., 1994.
4. C.J. Alpert and A.B. Kahng, "Recent Directions in Netlist Partitioning: A Survey," Integration: The VLSI Journal, Vol. 19 (1-2), Elsevier, New York, 1995, pp. 1-81.
5. C.A. Fields, "Creating Hierarchy in HDL-Based High Density FPGA Design," Proc. Euro-DAC, IEEE CS Press, 1995, pp. 594-599.
6. W.-J. Fang and A.C.-H. Wu, "A Hierarchical Functional Structuring and Partitioning Algorithm for Multiple-FPGA Implementations," Proc. ICCAD, IEEE CS Press, 1996, pp. 638-643.
7. W.-J. Fang and A.C.-H. Wu, "Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy," Proc. 34th Design Automation Conf., ACM, New York, 1997, pp. 518-521.
8. D.D. Gajski et al., High-level Synthesis - Introduction to Chip and System Design, Kluwer Academic, 1995.
9. N.-C. Chou et al., "Circuit Partitioning for Huge Logic Emulation Systems," Proc. 31st Design Automation Conf., ACM, New York, 1994, pp. 244-249.
10. C.M. Fiduccia and R.M. Mattheyses, "A Linear Time Heuristic for Improving Network Partitions," Proc. 19th Design Automation Conf., IEEE CS Press, 1982, pp. 175-181.
11. W.-J. Fang, A.C.-H. Wu, and D.-P. Chen, "Module Generation of Complex Macros for Logic Emulation Applications," Proc. FPGA 97, ACM, New York, 1997, pp. 69-75.