메뉴 건너뛰기




Volumn 82, Issue 9, 1997, Pages 4611-4615

A low temperature gate oxide process for n-channel SiGe modulation doped field effect transistors

Author keywords

[No Author keywords available]

Indexed keywords


EID: 0343381302     PISSN: 00218979     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.366198     Document Type: Article
Times cited : (4)

References (14)
  • 7
    • 85033178233 scopus 로고
    • edited by J. Borel, P. Gentil, J. P. Noblanc, A. Nouailhat, and M. Verdone Editions Frontières, Grenoble, France
    • A. H. Reader, S. Colak, A. H. Montree, W. J. Kersten, and D. J. Gravesteijn, in Proceedings of 23rd ESSDERC, edited by J. Borel, P. Gentil, J. P. Noblanc, A. Nouailhat, and M. Verdone (Editions Frontières, Grenoble, France, 1993), p. 365.
    • (1993) Proceedings of 23rd ESSDERC , pp. 365
    • Reader, A.H.1    Colak, S.2    Montree, A.H.3    Kersten, W.J.4    Gravesteijn, D.J.5
  • 11
    • 4143114928 scopus 로고
    • edited by S. M. Sze McGraw-Hill, Tokyo
    • L. E. Katz, in VLSI Technology, edited by S. M. Sze (McGraw-Hill, Tokyo, 1983), p. 131.
    • (1983) VLSI Technology , pp. 131
    • Katz, L.E.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.