Theoretical study of stubs for power line noise reduction

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2003, Pages 715-718

  Nakura, Toru ^a   Ikeda, Makoto ^a   Asada, Kunihiro ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; MATHEMATICAL MODELS; SPURIOUS SIGNAL NOISE; TRANSMISSION LINE THEORY;

LOSSY TRANSMISSION LINE STUB; POWER LINE NOISE REDUCTION;

LSI CIRCUITS;

EID: 0242443418     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (5)

1. Mustafa Badaroglu, Kris Tiri, Stephane Donnay, Piet Wambacq, Ingrid Verbauwhede, Georges Gielen, Hugo De Man, "Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients," in Proc. 39th Design Automation Conf., June 2002, pp.399-404.
2. K. Y. Chen, William D. Brown, Leonard W. Schaper, Simon S. Ang, Hameed A. Naseem, "A Study of the High Frequency Performance of Thin Film Capacitors for Electronic Packaging," IEEE Trans. Advanced Packag., May 2000, pp.293-302.
3. Hirokazu Tohya, "New Technologies Doing Much for Solving the EMC Problem in the High Performance Digital PCBs and Equipment," IEICE Trans. Fundamentals, March 1999, pp.450-456.
4. Payam Heydari, Soroush Abbaspour, Massoud Pedram, "A Comprehensive Study of Energy Dissipation in Lossy Transmission Lines Driven by CMOS Inverters," in Proc. 2002 Custom Integrated Circuits Conf., May 2002, 25-6.
5. "International Technology Roadmap for Semiconductors 2002 Update," [Online] Available: http://public.itrs.net/