An expandable on-chip BP learning neural network chip

International Journal of Electronics

Volumn 90, Issue 5, 2003, Pages 331-340

  Lu, Chun ^a   Shi, Bingxue ^a   Chen, Lu ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BACKPROPAGATION; COMBINATORIAL CIRCUITS; DESIGN FOR TESTABILITY; LEARNING ALGORITHMS; NEURAL NETWORKS;

BACKPROPAGATION LEARNING NEURAL NETWORK CHIP; GILBERT MULTIPLIER;

MICROPROCESSOR CHIPS;

EID: 0242302672     PISSN: 00207217     EISSN: None     Source Type: Journal    
DOI: 10.1080/00207210310001610790     Document Type: Article

References (13)

1. Al-Ruwaihi, K. M., 1999, Current-mode programmable synapse circuits for analogue ULSI neural networks. International Journal of Electronics, 86, 189-205.
2. Annema, A. J., 1994, Hardware realization of a neuron transfer function and its derivative, Electronics Letters, 30, 576-577.
3. Berg, Y., Sigvartsen, R. L., Lande, T. S., and Abusland, A., 1996, An analog feed-forward neural network with on-chip learning. Analog Integrated Circuits and Signal Processing, 9, 65-75.
4. Bogason, G., 1993, Generation of a neuron transfer function and its derivatives. Electronics Letters, 29, 1867-1869.
5. Dolenko, B. K., and Card, H. C., 1995, Tolerance to analog hardware of on-chip learning in backpropagation networks. IEEE Transactions on Neural Networks, 6, 1045-1052.
6. Gilbert, B., 1968, A precise four-quadrant multiplier with subnanosecond response, IEEE Journal of Solid State Circuits, 3, 365-373.
7. Liu, Shen-Iuan, and Chang, Cheng-Chieh, 1995, CMOS four-quadrant multiplier using active attenuators. International Journal of Electronics, 79, 323-328.
8. Lu, C., and Shi, B. X., 2000a, Circuit design of on-chip BP learning neural network with programmable neuron characteristics. Chinese Journal of Semiconductors, 21, 1164-1169.
9. Lu, C., and Shi, B. X., 2000b, Circuit design of an adjustable neuron activation function and its derivative. Electronics Letters, 36, 553-555.
10. Morie, T., and Amemiya, Y., 1996, An all-analog expandable neural-network LSI with on-chip back-propagation learning. IEEE Transactions on Neural Networks, 7, 346-361.
11. Rumelhart, D., Hinton, G., and Williams, R., 1986, Learning Internal Representation by Error Propagation (Cambridge, MA: MIT Press), Chapter 8.
12. Tang, C. Z., and Kwan, H. K., 1993, Parameter effects on convergence speed and generalization capability of backpropagation algorithm. International Journal of Electronics, 74, 35-46.
13. Valle, M., Caviglia, D. D., and Bisio, G. M., 1996, An analog VLSI neural network with on-chip back propagation learning. Analog Integrated Circuits and Signal Processing, 9, 231-245.