An experimental analog VLSI neural network with on-chip back-propagation learning

Analog Integrated Circuits and Signal Processing

Volumn 9, Issue 3, 1996, Pages 231-245

  Valle, Maurizio ^a   Caviglia, Daniele D ^a   Bisio, Giacomo M ^a  

^a UNIVERSITY OF GENOA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BACKPROPAGATION; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; DATA PROCESSING; INTEGRATED CIRCUIT LAYOUT; LEARNING ALGORITHMS; LEARNING SYSTEMS; LINEAR INTEGRATED CIRCUITS; LINEAR NETWORK SYNTHESIS; MICROPROCESSOR CHIPS; NEURAL NETWORKS; SYSTEMS ANALYSIS;

ANALOG CIRCUITS; INFORMATION PROCESSING SYSTEMS; MULTILAYER PERCEPTRON; ON CHIP LEARNING;

VLSI CIRCUITS;

EID: 0030122857     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF00194907     Document Type: Article

References (45)

1. Y. Tsividis, "Analog MOS integrated circuits - Certain new ideas, trends, and obstacles." IEEE Journal of Solid-State Circuits SC-22(3), pp. 317-321, June 1987.
2. C. Mead, Analog VLSI and Neural Systems. Addison-Wesley Publishing Company, 1989.
3. C. Mead, "Neuromorphic electronic systems," in Proc. of IEEE 78(10), Oct. 1990, pp. 1629-1636.
4. E. A. Vittoz, "Analog VLSI implementation of neural networks," in Proc. of ISCAS '90, 1990, pp. 2524-2527.
5. H. P. Graf, "Analog electronics neural networks," in Proc. of ESSCIRC'92, 1992, pp. 57-60.
6. A. F. Murray, "Analog neural VLSI: issues, trends and pulses," in Proc. of ICANN'92, 1992, pp. 35-43.
7. S. Satyanarayana, Y. Tsividis, and H. P. Graf, "A reconfigurable VLSI neural network." IEEE Journal of Solid State Circuits 27(1), pp. 67-81, Jan. 1992.
8. S. Satyanarayana, Y. Tsividis, and H. P. Graf, IEEE Trans. on Neural Networks, Special Issue on Neural Network Hardware, 3(3), May 1992.
9. D. Macq, M. Verleysen, P. Jespers, and J. D. Legat, "Analog implementation of a Kohonen map with on-chip learning." IEEE Trans. on Neural Networks, Special Issue on Neural Network Hardware, 4(3), pp. 456-461, May 1993.
10. J. A. Lanser and T. Mead, "An analog CMOS chip for neural networks with arbitrary topologies." IEEE Trans. on Neural Networks 4(3), pp. 441-444, 1993.
11. Y. He and U. Çilingiroglu, "A charge-based on-chip adaptation Kohonen neural network." IEEE Trans. on Neural Networks, Special Issue on Neural Network Hardware, 4(3), pp. 462-469, May 1993.
12. E. Belhaire, H. Pujol, and P. garda, "A scalable analog implementation of multilayer Boltzmann machines," in Proc. of ESSCIRC'93, 1993, pp. 74-77.
13. E. Belhaire, H. Pujol, and P. Garda, Journal of VLSI Signal Processing, Special Issue on VLSI Neural Networks, 6(1), June 1993.
14. J. Ghosh, P. Lacour, and S. Jackson, "OTA-based neural network architectures with on-chip tuning of synapses." IEEE Trans. on Circuits and Systems - II, Analog and Digital Signal Processing 41(1), pp. 49-58, Jan. 1994.
15. R. Castello, D. D. Caviglia, M. Franciotta, and F. Montecchi, "Self-refreshing analog memory cell for variable synaptic weights." Electronics Letters 27(20), pp. 1871-1872, 1991.
16. Y. Tsividis and S. Satyanarayana, "Analog circuits for variable synapse electronic neural networks." Electronics Letters 2(24), pp. 1313-1314, 1987.
17. T. Morie, O. Fujita, and Y. Amemiya, "Analog VLSI implementation of adaptive algorithms by an extended Hebbian synapse circuit." IECE Trans. on Electronics E75-C(3), pp. 303-311, March 1992.
18. H. C. Card and C. R. Schneider, "Analog CMOS neural circuits - In Situ learning." Int. Journal of Neural Systems 3(2), pp. 103-124, 1992.
19. J. Cho, Y. K. Choi, and S. Lee, "Modular analog neuro-chip set with on-chip learning by error back-propoagation and/or Hebbian rules," in Proc. of ICANN'94, 1994, pp. 1343-1346.
20. D. E. Rumelhart and J. L. McClelland, Parallel Distibuted Processing. MIT Press: Cambridge, MA, 1986.
21. T. P. Vogl, J. K. Mangis, A. K. Rigler, W. T. Zink, and D. L. Alkon, "Äccellerating the convergence of the back-propagation method." Biological Cybernetics 59, pp. 257-263, 1988.
22. R. A. Jacobs, "Increased rates of convergence through learning rate adaptation." Neural Networks 1, pp. 295-307, 1988.
23. R. P. Lippmann, "An introduction to computing with neural nets." IEEE ASSP Magazine, pp. 4-22, April 1987.
24. J. Hertz, A. Krough, and R. Palmer, Introduction to the Theory of Neural Computation. Addison-Wesley Pub. Co., 1991, pp. 107-108.
25. M. Valle, D. D. Caviglia, and G. M. Bisio, "Design of a CMOS ASIC chip featuring analog neural computational primitives," in Proc. of EURO ASIC'92, 1992, pp. 113-118.
26. T. Morie, O. Fujita, and Y. Amemya, "Analog VLSI implementation of adaptive algorithms by an extended Hebbian synapse circuit." IECE Trans. on Electronics E75-C(3), pp. 303-311, March 1992.
27. W. S. Stornetta and B. A. Huberman, "An improved three-layer back-propagation algorithm," in Proc. of IEEE First International Conference on Neural Networks, San Diego, 1987, pp. 637-643.
28. B. Linares-Barranco, E. Sánchez-Sinencio, A. Rodríguez-Vásquez, and J. L. Huertas, "A modular T-mode design approach for analog neural network hardware implementation." IEEE Journal of Solid State Circuits 27(5), pp. 701-713, May 1992.
29. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. 2nd Edition, John Wiley & Sons, 1984.
30. Y. Tsividis, Operation and Modeling of the MOS Transistor. McGraw-Hill Book Co., 1987.
31. E. A. Vittoz, "Micropowertechniques," in Design of MOS VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti (Eds.), Prentice-Hall Inc., 1985.
32. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. John Wiley & Sons, 1986, p. 167.
33. A. F. Murray and L. Tarassenko, Analogue Neural VLSI - A Pulse Stream Approach. Chapman & Hall: London, 1994.
34. D. D. Caviglia, M. Valle, A. Rossi, M. Vincentelli, G. Bo, P. Colangelo, P. Pedrazzi, and A. M. Colla, "Feature extraction circuit for optical character recognition." DIBE Technical Report, MEO/7-94.
35. P. O'Leary, "Practical aspects of mixed analogue and digital design," in Analogue-Digital ASICs: Circuit Techniques, Design Tools and Applications, R. S. Soin, F. Maloberti and J. Franca (Eds.), IEE Circuit and Systems Series 3, 1991.
36. S. M. Gowda, B. J. Sheu, J. Choi, C. Hwang, and J. S. Cable, "Design and characterization of analog VLSI neural network modules." IEEE Journal of Solid State Circuits, pp. 301-313, March 1993.
37. J. B. Lont and W. Guggenbült, "Analog CMOS implementation of a multilayer perceptron with nonlinear synapses." IEEE Trans. on Neural Networks 3(3), pp. 457-465, May 1992.
38. R. C. Frye, E. A. Rietman, and C. C. Wong, "Back-propagation learning and nonidealities in analog neural network hardware." IEEE Trans. on Neural Networks 2(1), pp. 110-117, Jan. 1991.
39. A. F. Murray and P. J. Edwards, "Synaptic weight noise during multilayer perceptron training: fault tolerance and training improvements." IEEE Trans. on Neural Networks 4(4), pp. 722-725, July 1993.
40. M. Valle, D. D. Caviglia, and G. M. Bisio, "Back-propagation learning algorithms for analog VLSI implementation," Third International Workshop on VLSI for Neural Networks and Artificial Intelligence, Oxford (UK), 1-3 Sept. 1992.
41. M. Valle, D. D. Caviglia, G. Donzellini, A. Mussi, F. Oddone, and G. M. Bisio, "A neural computer based on an analog VLSI neural network," in Proc. of ICANN'94, pp. 1339-1342, 1994.
42. B. Hochet, V. Peiris, S. Abdo, and, M. J. Declercq, "Design of a Kohonen network with learning capabilities: Implementation based on multilevel storage technique." IEEE J. of Solid State Circuits 26(3), pp. 262-267, March 1991.
43. D. D. Caviglia, M. Valle, and G. M. Bisio, "Effects of weight discretization on the back propagation learning method: algorithm design and hardware realization," in Proc. of Int. Joint Conference on Neural Networks IJCNN'90, Vol. II, 1990, pp. 631-637.
44. E. A. Vittoz, H. Oguey, M. A. Maher, O. Nys, E. Dijkstra, and M. Chevroulet, "Analog storage of adjustable synaptic weights," in VLSI Design of Neural Networks, U. Ramacher and U. Ruchert (Eds.), Kluwer Academic Publishers, 1991.
45. L. M. Reyneri and E. Filippi, "An analysis on the performance of silicon implementations of backpropagation algorithms for artificial neural networks." IEEE Trans. on Computers 40(12), pp. 1380-1389, Dec. 1991.