![]() |
Volumn , Issue , 1999, Pages 376-380
|
Parametric built-in self-test of VLSI systems
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ACCURACY PROBLEMS;
AUTOMATIC TEST EQUIPMENT;
CIRCUIT UNDER TEST;
DESIGN CONSTRAINTS;
MAXIMUM FREQUENCY;
OVERALL TIMING ACCURACIES;
PARAMETRIC TEST;
PHASELOCKED LOOP (PLLS);
AUTOMATIC TESTING;
BUILT-IN SELF TEST;
CMOS INTEGRATED CIRCUITS;
DESIGN;
EQUIPMENT TESTING;
EXHIBITIONS;
PHASE LOCKED LOOPS;
INTEGRATED CIRCUIT TESTING;
|
EID: 0142046638
PISSN: 15301591
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/DATE.1999.761149 Document Type: Conference Paper |
Times cited : (3)
|
References (11)
|