메뉴 건너뛰기




Volumn , Issue , 1999, Pages 376-380

Parametric built-in self-test of VLSI systems

Author keywords

[No Author keywords available]

Indexed keywords

ACCURACY PROBLEMS; AUTOMATIC TEST EQUIPMENT; CIRCUIT UNDER TEST; DESIGN CONSTRAINTS; MAXIMUM FREQUENCY; OVERALL TIMING ACCURACIES; PARAMETRIC TEST; PHASELOCKED LOOP (PLLS);

EID: 0142046638     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761149     Document Type: Conference Paper
Times cited : (3)

References (11)
  • 2
    • 0031190581 scopus 로고    scopus 로고
    • Shmoo plotting: The black art of ic testing
    • K. Baker, J. van Beers, "Shmoo Plotting: The Black Art of IC Testing," IEEE Design & Test, Vol. 14 (1997), No. 3, pp. 90-97
    • (1997) IEEE Design & Test , vol.14 , Issue.3 , pp. 90-97
    • Baker, K.1    Van Beers, J.2
  • 4
    • 0019079092 scopus 로고
    • Charge pump phase-lock loops
    • F. M. Gardner, "Charge Pump Phase-Lock Loops," IEEE Trans. Communications, Vol. 30 (1980), No. 11, pp. 1849-1858
    • (1980) IEEE Trans. Communications , vol.30 , Issue.11 , pp. 1849-1858
    • Gardner, F.M.1
  • 5
    • 0031119297 scopus 로고    scopus 로고
    • A low jitter 0.3-165 mhz cmos pll frequency synthesizer for 3v/5v operation
    • H. C. Yang, K. L. Lee, and R. S. Co, "A low Jitter 0.3-165 Mhz CMOS PLL Frequency Synthesizer for 3V/5V Operation," IEEE J. Solid-State Circuits, Vol. 32 (1997), No. 4, pp. 582-586
    • (1997) IEEE J. Solid-State Circuits , vol.32 , Issue.4 , pp. 582-586
    • Yang, H.C.1    Lee, K.L.2    Co, R.S.3
  • 6
    • 0028730343 scopus 로고
    • A pll-based programmable clock generator with 50-to 350 mhz oscillating range for video signal processors
    • J. Goto et al., "A PLL-Based Programmable Clock Generator with 50-to 350 MHz Oscillating Range for Video Signal Processors," IEICE Trans. Electron., Vol. E77-C, No. 12, 1994, pp. 2490-2498
    • (1994) IEICE Trans. Electron. , vol.E77-C , Issue.12 , pp. 2490-2498
    • Goto, J.1
  • 11
    • 0029340287 scopus 로고
    • Bist circuit macro using microprogram rom for lsi memories
    • H. Koike, T. Takeshima, and M. Takada, "BIST Circuit Macro using Microprogram ROM for LSI Memories," IEICE Trans. Electron., Vol. E78-C, No. 7, 1995, pp. 838-844
    • (1995) IEICE Trans. Electron. , vol.E78-C , Issue.7 , pp. 838-844
    • Koike, H.1    Takeshima, T.2    Takada, M.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.