A Novel Half-Adder Circuit Based on Nanometric Ballistic Y-Branched Junctions

IEEE Electron Device Letters

Volumn 24, Issue 10, 2003, Pages 625-627

  Reitzenstein, S ^a   Worschech, L ^a   Forchel, A ^a  

^a UNIVERSITY OF WÜRZBURG   (Germany)

Author keywords

Ballistic devices; Half adder (HA); Schmitt Trigger (ST); Y branch

Indexed keywords

ELECTRIC CURRENTS; FEEDBACK; GATES (TRANSISTOR); NANOTECHNOLOGY; NETWORKS (CIRCUITS);

NANOELECTRONIC CIRCUITS;

TUNNEL JUNCTIONS;

EID: 0141987499     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2003.817873     Document Type: Article

References (14)

1. A. N. Andriotis, M. Menon, D. Srivastava, and L. Chernozatonskii, "Rectification properties of carbon nanotube Y-junctions," Phys. Rev. Lett., vol. 87, pp. 066 802-1-4, 2001.
2. R. H. Chen, A. N. Korotkov, and K. K. Likharev, "Single-electron transistor logic," Appl. Phys. Lett., vol. 68, pp. 1954-1956, 1996.
3. Y. Cui and C. M. Lieber, "Functional nanoscale electronic devices assembled using silicon nanowire building blocks," Science, vol. 291, pp. 851-853, 2001.
4. V. Derycke, R. Martel, J. Appenzeller, and P. Avouris, "Carbon nanotube inter- and intramolecular logic gates," Nano Lett., vol. 1, pp. 453-456, 2001.
5. M. S. Fuhrer, B. M. Kim, T. Dürkop, and T. Brintlinger, "High-mobility nanotube transistor memory," Nano Lett., vol. 2, pp. 755-759, 2002.
6. Y. Ono, Y. Takahashi, K. Yamazaki, M. Nagase, H. Namatsu, K. Kurihara, and K. Murase, "Si complementary single-electron inverter with voltage gain," Appl. Phys. Lett., vol. 76, pp. 3121-3123, 2000.
7. S. J. Tans, A. R. M. Verschueren, and C. Dekker, "Room-temperature transistor based on a single carbon nanotube," Nature, vol. 393, pp. 49-51, 1998.
8. L. Worschech, H. Q. Xu, A. Forchel, and L. Samuelson, "Bias-voltage-induced asymmetry in nanoelectronic Y-branches," Appl. Phys. Lett., vol. 79, pp. 3287-3289, 2001.
9. I. Shorubalko, H. Q. Xu, I. Maximov, D. Nilsson, P. Omling, L. Samuelson, and W. Seifert. "A novel freqency-multiplication device based on three-terminal ballistic juntion," IEEE Electron Device Lett., vol. 23, pp. 377-379, July 2002.
10. S. Reitzenstein, L. Worschech, P. Hartmann, and A. Forchel, "Logic AND/NAND gates based on three-terminal ballistic junctions," Electron. Lett., vol. 38, pp. 951-953, 2002.
11. _, "Capacitive-coupling-enhanced switching gain in an electron Y-branch switch," Phys. Rev. Lett., vol. 89, pp. 226 804-1-4, 2002.
12. Y. Huang, X. Duan, Y. Cui, L. J. Lauhon, K.-H. Kim, and C. M. Lieber, "Logic gates and computation from assembled nanowire building blocks, " Science, vol. 294, pp. 1313-1317, 2001.
13. L. Worschech, S. Reitzenstein, P. Hartmann, S. Kaiser, M. Kamp, and A. Forchel, "Self-switching of branched multiterminal junctions: A Ballistic half adder.," Appl. Phys. Lett., to be published.
14. S. Reitzenstein, L. Worschech, and A. Forchel, "Pronounced switching bistability in a feedback coupled electron Y-branch switch." Appl. Phys. Lett., vol. 82, pp. 1980-1982, 2003.