Worst Case Tolerance Design of Magnetic Devices by Evolutionary Algorithms

IEEE Transactions on Magnetics

Volumn 39, Issue 5 I, 2003, Pages 2170-2178

  Spagnuolo, Giovanni ^a  

^a UNIVERSITY OF SALERNO   (Italy)

Author keywords

Genetic algorithms; Tolerance analysis; Tolerance design

Indexed keywords

ELECTRONIC EQUIPMENT; GENETIC ALGORITHMS; OPTIMIZATION;

TOLERANCE DESIGNS;

MAGNETIC DEVICES;

EID: 0141883960     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2003.816902     Document Type: Article

References (11)

1. G. Taguchi, Introduction to Quality Engineering. Tokyo, Japan: APO, 1986.
2. R. Spence and R. S. Soin, Tolerance Design of Electronic Circuits, Reading, MA: Addison-Wesley, 1988.
3. G. Spagnuolo, & quot;An interval arithmetic-based yield evaluation in circuit tolerance design," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'02), vol. 1, Phoenix, AZ, June 2002, pp. 753-756.
4. J. Ogrodzki, L. Opalski, and M. Styblinski, & quot;Acceptability regions of a class of linear networks," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'80), 1980, pp. 187-191.
5. J. Wojciechowski and J. Vlach, & quot;Ellipsoidal method for design centering and yield estimation," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1570-1579, Oct. 1993.
6. N. Femia and G. Spagnuolo, & quot;Reliable worst-case tolerance design of feedback regulated dc-dc converters by evolutionary algorithms and interval arithmetic," in Proc. 2002 IEEE Power Electronics Specialists Conf. (PESC'02), Cairns, Australia, June 2002, Paper 9-4-7.
7. K. Deb, Multi-Objective Optimization Using Evolutionary Algorithms. New York: Wiley, 2001.
8. Z. Michalewickz, & quot;Genetic algorithms data + structures = evolution programs," in Artificial Intelligence. Berlin, Germany: Springer-Verlag, 1992.
9. Z. Michalewickz and M. Schoenauer, & quot;Evolutionary algorithms for constrained parameter optimization problems," Evol. Comput., vol. 4, no. 1, pp. 1-32, 1996.
10. N. Femia and G. Spagnuolo, & quot;Genetic optimization of interval arithmetic-based worst case circuit tolerance analysis," IEEE Trans. Circuits Syst. I, vol. 46, pp. 1441-1456, Dec. 1999.
11. A. Seifi, K. Ponnambalam, and J. Vlach, & quot;A unified approach to statistical design centering of integrated circuits with correlated parameters," IEEE Trans. Circuits Syst. I, vol. 46, pp. 190-196, Jan. 1999.