Analytical model for high level power modeling of combinational and sequential circuits

Proceedings - IEEE Alessandro Volta Memorial Workshop on Low-Power Design, VOLTA 1999

Volumn , Issue , 1999, Pages 164-172

  Gupta, Subodh ^a   Najm, Farid N ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; SEQUENTIAL CIRCUITS; TIMING CIRCUITS;

BENCHMARK CIRCUIT; CUBIC EQUATIONS; EQUATION-BASED MODELING; RECURSIVE LEAST SQUARES ALGORITHMS; SIGNAL PROBABILITY; SIGNAL STATISTICS; SPATIAL CORRELATION COEFFICIENTS; SWITCHING ACTIVITIES;

COMPUTER CIRCUITS;

EID: 22544484821     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPD.1999.750417     Document Type: Conference Paper

References (20)

1. F. N. Najm, "A survey of power estimation techniques in VLSI circuits, " IEEE Transactions on VLSI Systems, pp. 446-455, Dec. 1994.
2. P. Landman, High-level power estimation, "International Symposium on Low Power Electronics and Design, " pp. 29-35, Monterey, CA, August 12-14, 1996.
3. M. Nemani and F. N. Najm, "Towards a High-Level Power Estimation Capability, " IEEE Transac-tions on CAD, vol. 15 pp. 588-598, June 1996.
4. D. Marculescu, R. Marculescu and M. Pedram, "Information Theoretic Measures of Energy Con-sumption at Register Transfer Level, " ACM/IEEE International Symposium on Low Power Design, pp. 87-92, April 1995.
5. S. R. Powell and P. M. Chau, " Estimating Power Dissipation of VLSI signal Processing Chips: The PFA technique, " VLSI Signal Processing IV, pp. 250-259, 1990.
6. P. E. Landman and J. M. Rabaey, "Architectural Power Analysis: The Dual Bit Type Method, " IEEE Transactions on VLSI, vol. 3 pp. 173-187 June 1995.
7. H. Mehta, R. M. Owens and M. J. Irwin, "Energy Characterization based on Clustering, " 33rd ACM/IEEE Design Automation Conference, pp. 702-707, June 1996.
8. A. Raghunathan, S. Dey and N. K. Jha, "Register-Transfer Level Estimation Techniques for Switch-ing Activity and Power Consumption, " IEEE International Conference on Computer-Aided Design, pp. 158-165, November 1996.
9. Q. Qiu, Q. Wu, Chih-S. Ding, and M. Pedram, "Cycle-accurate macro-models for RT-level power analysis, " Proc. International Symposium on Low Power Electronics and Design, pp. 125-130, 1997.
10. S. Gupta and F. N. Najm, "Power Macromodeling for High Level Power Estimation, "34th ACM/IEEE Design Automation Conference, pp. 365-370, June 1997.
11. S. Gupta and F. N. Najm, "Power Macromodeling for High Level Power Estimation, " University of Illinois, Coordinated Science Laboratory, Report #UILU-ENG-97-2229, September 1997.
12. F. N. Najm, "Transition Density: A New Measure of Activity in Digital Circuits, " IEEE Trans. on CAD, vol. 12, pp. 310-323, Feb. 1993.
13. S. Gupta and F. N. Najm, "Power Macromodeling for High Level Power Estimation, " Submitted to IEEE Transactions on VLSI, 1997.
14. F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran, " IEEE International Symposium on Circuits and Systems, pp. 695-698, June 1985.
15. D. Marculescu, R. Marculescu, and M. Pedram, "Sequence Compaction for Probabilistic Analysis of Finite-State Machines, " 34th ACM/IEEE Design Automation Conference, pp. 12-15, June 1997.
16. M. Xakellis and F. N. Najm, "Statistical Estimation of the Switching Activity in Digital Circuits, " 31st ACM/IEEE Design Automation Conference, pp. 728-733, June 1994.
17. G. Seber, Linear Regression Analysis. New York: John Wiley & Sons, 1977.
18. J. Kozhaya and F. N. Najm, "Accurate power estimation for large sequential circuits, " IEEE Inter-national Conference on Computer-Aided Design, pp. 448-493, November 1997.
19. L. Ljung, System Identification: theory for the user. Engelwood Cliffs, NJ: Prentice Hall, 1987.
20. I. R. Miller, J. E. Freund, and R. Johnson, Probability and Statistics for Engineers, 4th Ed., Engle-wood Cliffs, NJ: Prentice-Hall Inc., 1990, pp. 210-211.