-
1
-
-
0042899743
-
-
Altera Corporation; San Jose: Altera Corporation
-
Altera Corporation. 1998. Altera Databook. San Jose: Altera Corporation.
-
(1998)
Altera Databook
-
-
-
4
-
-
84893583517
-
A methodology and design environment for DSP ASIC fixed point refinement
-
Cmar, R., Rijnders, L., Schaumont, P., Vernalde, S., and Bolsens, I. 1999. A methodology and design environment for DSP ASIC fixed point refinement. In Proceedings on Design Automation and Test in Europe, München.
-
(1999)
Proceedings on Design Automation and Test in Europe, München
-
-
Cmar, R.1
Rijnders, L.2
Schaumont, P.3
Vernalde, S.4
Bolsens, I.5
-
5
-
-
4243486931
-
High level synthesis and word length optimization of digital signal processing systems
-
Ph.D. thesis, University of London
-
Constantinides, G. A. 2001. High Level Synthesis and Word Length Optimization of Digital Signal Processing Systems. Ph.D. thesis, University of London.
-
(2001)
-
-
Constantinides, G.A.1
-
7
-
-
84963978817
-
The multiple wordlength paradigm
-
Constantinides, G. A., Cheung, P. Y. K., and Luk, W. 2001. The multiple wordlength paradigm. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines Rohnert Park, CA, April-May.
-
(2001)
Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines Rohnert Park, CA, April-May
-
-
Constantinides, G.A.1
Cheung, P.Y.K.2
Luk, W.3
-
10
-
-
0042398834
-
-
Freetel; Esprit project 6166: Freetel database
-
Freetel. 1993. Esprit project 6166: Freetel database.
-
(1993)
-
-
-
11
-
-
0029378721
-
A separation theorem for finite precision digital filters
-
(September)
-
Johnson, K. K. and Sandberg, I. W. 1995. A separation theorem for finite precision digital filters. IEEE Trans. Circuits and Syst. I 42, 9 (September), 541-545.
-
(1995)
IEEE Trans. Circuits and Syst. I
, vol.42
, Issue.9
, pp. 541-545
-
-
Johnson, K.K.1
Sandberg, I.W.2
-
12
-
-
0032204282
-
Fixed-point optimization utility for C and C++ based digital signal processing programs
-
(November)
-
Kim, S., Kum, K., and Sung, W. 1998. Fixed-point optimization utility for C and C++ based digital signal processing programs. IEEE Trans. Circuits Syst. II 45, 11 (November), 1455-1464.
-
(1998)
IEEE Trans. Circuits Syst. II
, vol.45
, Issue.11
, pp. 1455-1464
-
-
Kim, S.1
Kum, K.2
Sung, W.3
-
13
-
-
0035424364
-
Combined word-length optimization and high-level synthesis of digital signal processing systems
-
(August)
-
Kum, K.-I. and Sung, W. 2001. Combined word-length optimization and high-level synthesis of digital signal processing systems. IEEE Trans. Comput. Aided Design 20, 8 (August), 921-930.
-
(2001)
IEEE Trans. Comput. Aided Design
, vol.20
, Issue.8
, pp. 921-930
-
-
Kum, K.-I.1
Sung, W.2
-
14
-
-
0033488489
-
Automatic floating to fixed point translation and its application to post-rendering 3D warping
-
Leong, M. P., Yeung, M. Y., Fu, C. W., Heng, P. A., and Leong, P. H. W. 1999. Automatic floating to fixed point translation and its application to post-rendering 3D warping. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 240-248.
-
(1999)
Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines
, pp. 240-248
-
-
Leong, M.P.1
Yeung, M.Y.2
Fu, C.W.3
Heng, P.A.4
Leong, P.H.W.5
-
15
-
-
0015160994
-
Effect of finite word length on the accuracy of digital filters-a review
-
Liu, B. 1971. Effect of finite word length on the accuracy of digital filters-a review. IEEE Trans. Circuit Theory CT-18, 6, 670-677.
-
(1971)
IEEE Trans. Circuit Theory
, vol.CT-18
, Issue.6
, pp. 670-677
-
-
Liu, B.1
-
17
-
-
33846236688
-
Effects of finite register length in digital filtering and the fast fourier transform
-
Oppenheim, A. V. and Weinstein, C. J. 1972. Effects of finite register length in digital filtering and the fast fourier transform. IEEE Proceedings 60, 8, 957-976.
-
(1972)
IEEE Proceedings
, vol.60
, Issue.8
, pp. 957-976
-
-
Oppenheim, A.V.1
Weinstein, C.J.2
-
18
-
-
0034446947
-
Bitwidth analysis with application to silicon compilation
-
(June)
-
Stephenson, M., Babb, J., and Amarasinghe, S. 2000. Bitwidth analysis with application to silicon compilation. In Proceedings of the SIGPLAN Programming Language Design and Implementation, Vancouver, British Columbia, (June).
-
(2000)
Proceedings of the SIGPLAN Programming Language Design and Implementation, Vancouver, British Columbia
-
-
Stephenson, M.1
Babb, J.2
Amarasinghe, S.3
-
19
-
-
0030706527
-
System-level fixed-point design based on an interpolative approach
-
(June)
-
Willems, M., Bürsgens, V., Keding, H., Grötker, T., and Meyer, M. 1997. System-level fixed-point design based on an interpolative approach. In Proceedings of the 34th Design Automation Conference (June). 293-298.
-
(1997)
Proceedings of the 34th Design Automation Conference
, pp. 293-298
-
-
Willems, M.1
Bürsgens, V.2
Keding, H.3
Grötker, T.4
Meyer, M.5
|