-
1
-
-
34547820821
-
Built-in reseeding for serial BIST
-
[Alyamani 03a] Apr.
-
[Alyamani 03a] Al-Yamani A., and E. J. McCluskey, "Built-In Reseeding for Serial BIST", VLSI Test Symposium, Apr., 2003.
-
(2003)
VLSI Test Symposium
-
-
Al-Yamani, A.1
McCluskey, E.J.2
-
3
-
-
0003972145
-
-
[Bardell 87] John Wiley, New York
-
[Bardell 87] Bardell, P.H., W. McAnney, and J. Savir, "Built-In Test for VLSI", John Wiley, New York, 1987.
-
(1987)
Built-In Test for VLSI
-
-
Bardell, P.H.1
McAnney, W.2
Savir, J.3
-
4
-
-
0020752337
-
Random-pattern coverage enhancement and diagnosis for LSSD logic self-test
-
[Eichelberger 83] May
-
[Eichelberger 83] Eichelberger, E. B., and E. Lindbloom, "Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test", IBM Journal of Research and Development, Vol. 27, No. 3, pp. 265-272, May 1983.
-
(1983)
IBM Journal of Research and Development
, vol.27
, Issue.3
, pp. 265-272
-
-
Eichelberger, E.B.1
Lindbloom, E.2
-
5
-
-
0042694735
-
-
[Eichelberger 89] US Patent 4,801,870, Jan.
-
[Eichelberger 89] Eichelberger, E., E. Lindbloom, F. Motica, and J. Waicukauski, "Weigted Random Pattern Testing Apparatus and Method," US Patent 4,801,870, Jan. 1989.
-
(1989)
Weigted Random Pattern Testing Apparatus and Method
-
-
Eichelberger, E.1
Lindbloom, E.2
Motica, F.3
Waicukauski, J.4
-
6
-
-
85025713336
-
On calculating efficient LFSR seeds for built-in self test
-
[Fagot 99]
-
[Fagot 99] Fagot, C., O. Gascuel, P. Girard and C. Landrault, "On Calculating Efficient LFSR Seeds for Built-In Self Test," Proc. of European Test Workshop, pp. 7-14, 1999.
-
(1999)
Proc. of European Test Workshop
, pp. 7-14
-
-
Fagot, C.1
Gascuel, O.2
Girard, P.3
Landrault, C.4
-
7
-
-
0029252184
-
Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers
-
[Hellebrand 95] Feb.
-
[Hellebrand 95] Hellebrand, S., J. Rajski, S. Tarnick, S. Venkataraman and B. Courtois, "Built-in Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers," IEEE Transactions on Computers, Vol. 44, No. 2, pp. 223-233, Feb. 1995.
-
(1995)
IEEE Transactions on Computers
, vol.44
, Issue.2
, pp. 223-233
-
-
Hellebrand, S.1
Rajski, J.2
Tarnick, S.3
Venkataraman, S.4
Courtois, B.5
-
8
-
-
0002446741
-
LFSR-coded test patterns for scan designs
-
[Koenemann 91]
-
[Koenemann 91] Koenemann, B., "LFSR-Coded Test Patterns for Scan Designs," Proc. of European Test Conference, pp. 237-242, 1991.
-
(1991)
Proc. of European Test Conference
, pp. 237-242
-
-
Koenemann, B.1
-
9
-
-
0042193610
-
-
[Koenemann 00] US Patent 6,041,429, Mar.
-
[Koenemann 00] Koenemann, B., "System for Test Data Storage Reduction," US Patent 6,041,429, Mar. 2000.
-
(2000)
System for Test Data Storage Reduction
-
-
Koenemann, B.1
-
10
-
-
0035684018
-
Test vector encoding using partial LFSR reseeding
-
[Krishna 01]
-
[Krishna 01] Krishna, C. V., A. Jas, and N. Touba, "Test Vector Encoding Using Partial LFSR Reseeding" Proc. of International Test Conference, pp. 885-893, 2001.
-
(2001)
Proc. of International Test Conference
, pp. 885-893
-
-
Krishna, C.V.1
Jas, A.2
Touba, N.3
-
11
-
-
0029308056
-
Test embedding with discrete logarithms
-
[Lempel 95] May
-
[Lempel 95] Lempel, M., S. Gupta and M. Breuer, "Test Embedding with Discrete Logarithms," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 5, pp. 554-566, May 1995.
-
(1995)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.14
, Issue.5
, pp. 554-566
-
-
Lempel, M.1
Gupta, S.2
Breuer, M.3
-
12
-
-
0022044251
-
Built-in self-test techniques
-
[McCluskey 85] Apr.
-
[McCluskey 85] McCluskey, E.J., "Built-In Self-Test Techniques," IEEE Design & Test, pp. 21-28, Apr. 1985.
-
(1985)
IEEE Design & Test
, pp. 21-28
-
-
McCluskey, E.J.1
-
13
-
-
0032204454
-
Test data decompression for multiple scan designs with boundary scan
-
[Rajski 98] Nov.
-
[Rajski 98] Rajski, J., J. Tyszer and N. Zacharia, "Test Data Decompression for Multiple Scan Designs with Boundary Scan," IEEE Transactions on Computers, Vol. 47, No. 11, pp. 1188-1200, Nov. 1998.
-
(1998)
IEEE Transactions on Computers
, vol.47
, Issue.11
, pp. 1188-1200
-
-
Rajski, J.1
Tyszer, J.2
Zacharia, N.3
-
15
-
-
0043195856
-
-
[Touba 00] US Patent 6,061,818, May
-
[Touba 00] Touba, N. and E.J. McCluskey, "Altering Bit Sequence to Contain Predetermined Patterns," US Patent 6,061,818, May, 2000.
-
(2000)
Altering Bit Sequence to Contain Predetermined Patterns
-
-
Touba, N.1
McCluskey, E.J.2
-
16
-
-
0025442153
-
Multiple distributions for biased random test patterns
-
[Wunderlich 90] Jun.
-
[Wunderlich 90] Wunderlich, H.-J., "Multiple Distributions for Biased Random Test Patterns," IEEE Transactions on CAD, Vol. 9, No. 6, pp.584-593, Jun. 1990.
-
(1990)
IEEE Transactions on CAD
, vol.9
, Issue.6
, pp. 584-593
-
-
Wunderlich, H.-J.1
|