Seed encoding with LFSRs and cellular automata

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 560-565

  Al Yamani, Ahmad A ^a   McCluskey, Edward J ^a  

^a Stanford University   (United States)

Author keywords

Built In Self Test; Reseeding; VLSI Test

Indexed keywords

COSTS; DEGREES OF FREEDOM (MECHANICS); ROM; SIGNAL ENCODING; TIMING CIRCUITS; VLSI CIRCUITS;

SEED ENCODING;

CELLULAR ARRAYS;

EID: 0042635681     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775975     Document Type: Conference Paper

References (16)

1. [Alyamani 03a] Al-Yamani A., and E. J. McCluskey, "Built-In Reseeding for Serial BIST", VLSI Test Symposium, Apr., 2003.
2. [Alyamani 03b] Al-Yamani A., S. Mitra, and E.J. McCluskey, "BIST Reseeding with Very Few Seeds", VLSI Test Symposium, Apr., 2003.
3. [Bardell 87] Bardell, P.H., W. McAnney, and J. Savir, "Built-In Test for VLSI", John Wiley, New York, 1987.
4. [Eichelberger 83] Eichelberger, E. B., and E. Lindbloom, "Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test", IBM Journal of Research and Development, Vol. 27, No. 3, pp. 265-272, May 1983.
5. [Eichelberger 89] Eichelberger, E., E. Lindbloom, F. Motica, and J. Waicukauski, "Weigted Random Pattern Testing Apparatus and Method," US Patent 4,801,870, Jan. 1989.
6. [Fagot 99] Fagot, C., O. Gascuel, P. Girard and C. Landrault, "On Calculating Efficient LFSR Seeds for Built-In Self Test," Proc. of European Test Workshop, pp. 7-14, 1999.
7. [Hellebrand 95] Hellebrand, S., J. Rajski, S. Tarnick, S. Venkataraman and B. Courtois, "Built-in Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers," IEEE Transactions on Computers, Vol. 44, No. 2, pp. 223-233, Feb. 1995.
8. [Koenemann 91] Koenemann, B., "LFSR-Coded Test Patterns for Scan Designs," Proc. of European Test Conference, pp. 237-242, 1991.
9. [Koenemann 00] Koenemann, B., "System for Test Data Storage Reduction," US Patent 6,041,429, Mar. 2000.
10. [Krishna 01] Krishna, C. V., A. Jas, and N. Touba, "Test Vector Encoding Using Partial LFSR Reseeding" Proc. of International Test Conference, pp. 885-893, 2001.
11. [Lempel 95] Lempel, M., S. Gupta and M. Breuer, "Test Embedding with Discrete Logarithms," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 5, pp. 554-566, May 1995.
12. [McCluskey 85] McCluskey, E.J., "Built-In Self-Test Techniques," IEEE Design & Test, pp. 21-28, Apr. 1985.
13. [Rajski 98] Rajski, J., J. Tyszer and N. Zacharia, "Test Data Decompression for Multiple Scan Designs with Boundary Scan," IEEE Transactions on Computers, Vol. 47, No. 11, pp. 1188-1200, Nov. 1998.
14. [Touba 96] Touba, N.A., and E.J. McCluskey, "Test Point Insertion Based on Path Tracing," Proc. of VLSI Test Symposium, pp. 2-8, 1996.
15. [Touba 00] Touba, N. and E.J. McCluskey, "Altering Bit Sequence to Contain Predetermined Patterns," US Patent 6,061,818, May, 2000.
16. [Wunderlich 90] Wunderlich, H.-J., "Multiple Distributions for Biased Random Test Patterns," IEEE Transactions on CAD, Vol. 9, No. 6, pp.584-593, Jun. 1990.