A multi-bit sigma-delta modulator for wideband applications

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 1, Issue , 2002, Pages 335-338

  Rusu, Ana ^a   Tenhunen, Hannu ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

FEEDFORWARD PATHS; MULTI-BITS; NOISE-SHAPING; OVER SAMPLING RATIO; SIGMA DELTA MODULATOR; SIGMA-DELTA; SIMULATION RESULT; WIDE-BAND; WIDEBAND APPLICATIONS;

DELTA SIGMA MODULATION; TOPOLOGY;

MODULATORS;

EID: 0042589692     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1045402     Document Type: Conference Paper

References (12)

1. T.L. Brooks, D.H. Robertson, D.F. Kelly, A. Del Muro, S.W. Harston, "A cascaded Sigma-Delta Pipeline ADC with 1.25 MHz Signal Bandwidth and 98dB SNR" 1997 IEEE Journal of Solid-State Circuits, vol. 32, no. 12, pp. 1896-1906, Dec. 1997.
2. Hsin-Shu Chen, Bang-Sup Song, K. Bacrania, "A 14b 20-Msamples/s CMOS pipelined ADC", IEEE Journal of Solid-State Circuits, vol. 36, no. 6, pp. 997-1001, June 2001.
3. P.G.A. Jespers, "Integrated converters: D to A and A to D Architecture, Analysis and Simulation", Oxford University Press, 2001.
4. H. Lampinen, O. Vainio, "Low-voltage fourth-order CMOS sigma-delta modulator implementation", Electronics Letters, vol.37, no.12, pp. 734-7357, 2001.
5. S. R. Norsworthy, R. Schreier, G.C. Ternes, "Delta-Sigma Converters-Theory, Design and Simulation", IEEE Press, 1997.
6. O. Oliaei, P. Clement, P. Gorisse, "A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE", IEEE Journal of Solid-State Circuits, vol. 37, no. 1, pp. 2-10, Jan. 2002.
7. S.A. Paul, H.S. Lee, J. Goodrich, T.F. Alailima, D.D. Santiago, "A Nyquist-rate pipelined oversampling A/D converter", IEEE Journal of Solid-State Circuits, vol.34, no.12, pp. 1777-1787, Dec.1999.
8. J. Silva, U. Moon, J. and G. C. Ternes, "Wideband low-distortion delta-sigma ADC topology", Electronics Letters, no. 12, pp. 737-738, Jun 2001.
9. J. Steensgaard, "High-performance data converters", PhD thesis, The Technical University of Denmark, Depart. of Information Technology, pp. 255-267, 1999.
10. L. Sumanen, M. Waltan, K.A.I, Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline ADC", IEEE J of Solid-State Circuits, vol. 36, no. 7, pp. 1048-1055, July 2001.
11. Tai-Hour Kook; Kuna-Dar Chen; Hang-Up Yang, "A wideband CMOS sigma-delta modulator with incremental data weighted averaging", IEEE Journal of Solid-State Circuits, vol. 37, no. 1, pp. 11-17, Jan, 2002.
12. K. Values, S. Rabbi, B.A. Woolly, "A 2.5-V sigma-delta modulator for broadband communications applications", IEEE Journal of Solid-State Circuits, vol. 36, no. 12, pp. 1887-1899, Dec. 2001.