Generation of representative input vectors for parametric designs: From low precision to high precision

Integration, the VLSI Journal

Volumn 36, Issue 1-2, 2003, Pages 69-82

  Bar Or, Shahar ^a   Even, Guy ^a   Levin, Yariv ^a  

^a TEL AVIV UNIVERSITY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; COMBINATORIAL CIRCUITS; COMPUTER SIMULATION; DIGITAL ARITHMETIC; INTEGRATED CIRCUIT LAYOUT; MULTIPLEXING; VECTORS;

PARAMETRIC DESIGN;

VLSI CIRCUITS;

EID: 0042514815     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(03)00033-6     Document Type: Article

References (13)

1. Akers S. Binary decision diagrams. IEEE Trans. Comput. C-27:1978;509-516.
2. Bryant R. Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput. C-35:1986;677-691.
3. Kam T., Subrahmanyam P.A. Comparing layouts with HDL models: a formal verification technique. IEEE Trans. 14(4):1995;503-509.
4. Fujiwara H., Shimono T. On the acceleration of test generation algorithms. IEEE Trans. Comput. C-32(12):1983;1137-1144.
5. Goel P. An implicit enumeration algorithms to generate tests for combinational logic circuits. IEEE Trans. Comput. C-30:1981;215-222.
6. T. Kirkland, M. Mercer, A topological search algorithm for ATPG, in: Proceedings of the Design Automation Conference June 1987, pp. 502-508.
7. Larrabee T. Test pattern generation using Boolean satisfiability. IEEE Trans. 11(1):1992;4-15.
8. Schulz M.H., Trischler E., Sarfert T.M. SOCRATES: a highly efficient automatic test pattern generation system. IEEE Trans. Comput. 7:1988;126-137.
9. Ruth J., Bouricious W., Schneide P. Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits. IEEE Trans. Comput. EC-16(5):1967;567-580.
10. So B. Time Efficient Automatic Test Pattern Generation Systems. 1994;University of Wisconsin, Madison.
11. P.-M. Seidel, G. Even, On the design of fast IEEE floating-point adders, in: N. Burgess, L. Ciminiera (Eds.), Computer Arithmetic, Proceedings, 15th IEEE Symposium on, 2001, pp. 184-194 (See also http://hyde.eng.tau.ac.il/Projects/FPADD/index.html for a visualization tool, in which the data flow and control signals are described).
12. IEEE standard for binary floating point arithmetic. ANSI/IEEE 754-1985, New York, 1985.
13. Even G., Paul W. On the design of IEEE compliant floating point units. IEEE Trans. Comput. 49(5):2000;398-413.