Architecting ASIC libraries and flows in nanometer era

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 776-781

  Bittlestone, Clive ^a   Hill, Anthony ^a   Singhai, Vipul ^a   Arvind, N V ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

Libraries; Nanometer design; Standard Cell

Indexed keywords

COMPUTER ARCHITECTURE; DIGITAL LIBRARIES; MICROPROCESSOR CHIPS; NANOTECHNOLOGY;

STANDARD CELLS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0042134646     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.776030     Document Type: Conference Paper

References (10)

1. Nagaraj N.S. et al. Benchmarks for Interconnect Parasitic Resistance and Capacitance ISQED 2003
2. Asenov et al. Increase in the Random Dopant Induced Threshold Fluctuations and Lowering in sub-100nm mosfets.... IEEE Trans on Electron Devices Apr 2001
3. Diaz C.H. Process and Circuit Design Interlock for Application-Dependant Scaling Tradeoffs and Optimization in the SOC Era. IEEE JSSC (March 2003 vol. 38), 444-449.
4. O Brien S., Aton T. Mason M. Vickery C. Randall J. OPC on Real World Circuitry Proc. Proc. SPIE, MM02 vol. 5042 2003
5. Sanie M. et al. Practical Application of Full-Feature Alternating Phase shifting Technology for a Phase aware Std Cell design flow. Proc. DAC 2001.
6. Kocher M and Rappitsch G. Statistical Methods for the Determination of process Corners Proc. ISQED 2002
7. Tsukiyama et al. A statistical STA considering correlations between delays. Proc DAC 2001
8. H.F. Jyu, Malik S et al. Statistical timing analysis of combinatorial logic circuits IEEE trans. VLSI Systems vol. 1, no 2 1993
9. N. Kimizuka et. al. "The Impact of Bias temperature instability ..." Symposium on VLSI technology 1999, 73-74
10. Keshavarzi, A. et. al., Intrinsic leakage in low power deep submicron CMOS ICs Test Conference, 1997. Proceedings., International, 1-6 Nov 1997,146-155