Actor-oriented design of embedded hardware and software systems

Journal of Circuits, Systems and Computers

Volumn 12, Issue 3, 2003, Pages 231-260

  Lee, Edward A ^a   Neuendorffer, Stephen ^a   Wirthlin, Michael J ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Department of Electrical and Computer Engineering   (United States)

Author keywords

Actor oriented design; Embedded systems; JHDL; Model based design; Models of computation; Platform based design; Ptolemy II; Synthesis

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; C (PROGRAMMING LANGUAGE); COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; CONSTRAINT THEORY; EMBEDDED SYSTEMS; JAVA PROGRAMMING LANGUAGE; MATHEMATICAL MODELS; SOFTWARE ENGINEERING;

ACTOR-ORIENTED DESIGN; SOFTWARE SYSTEMS;

SYSTEMS ANALYSIS;

EID: 0041880089     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126603000751     Document Type: Article

References (50)

1. W. R. Davis, "A hierarchical, automated design flow for low-power, high-throughput digital signal processing IC", Ph.D. thesis, EECS Department, University of California at Berkeley, CA, 2002.
2. J. Sztipanovits and G. Karsai, "Model-integrated computing", IEEE Comput., April 1997, pp. 110-112.
3. J. A. Rowson and A. Sangiovanni-Vincentelli, "Interface-based design", Proc. Design Automation Conf. (DAC), June 1997.
4. W. O. Cesário, G. Nicolescu, L. Gauthier, D. Lyonnard, and A. A. Jerraya, "Colif: A design representation for application-specific multiprocessor SOCs", IEEE Design and Test of Computers 18, 65 (2001) 8-19.
5. F. Doucet, M. Otsuka, S. Shukla, and R. Gupta, "An environment for dynamic component composition for efficient co-design", Proc. Design Automation and Test in Europe (DATE), 2002.
6. E. A. Lee, "What's ahead for embedded software?", IEEE Comput. 33, 7 (2000) 18-26.
7. K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System level design: Orthogonalization of concerns and platform-based design", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 19, 12 (2000).
8. A. Sangiovanni-Vincentelli, "Defining platform-based design", EEDesign, February 2002.
9. J. R. Armstrong and F. G. Gray, VHDL Design Representation and Synthesis, Prentice-Hall, 2000.
10. G. Kiczales et al., "Aspect-oriented programming", ECOOP '97 - Object-Oriented Programming 11th European Conference, Jyväskylä, Finland, Lecture Notes in Computer Science 1241, Springer-Verlag, 1997, pp. 220-242.
11. A. Ledeczi, M. Maroti, A. Bakay, G. Karsai, J. Garrett, C. Thompson IV, G. Nordstrom, J. Sprinkle, and P. Volgyesi, "The generic modeling environment", Proc. Workshop on Intelligent Signal Processing, May 2001.
12. E. A. Lee and S. Neuendorffer, "MoML - A modeling markup language in XML version 0.4", Technical Memorandum UCB/ERL M01/12, Electronics Research Lab., Department of Electrical Engineering and Computer Sciences, University of California Berkeley, CA 94720, USA, March 2000.
13. J. Davis et al., "Ptolemy II - Heterogeneous concurrent modeling and design in Java", Memo M01/12, UCB/ERL, EECS UC Berkeley, CA 94720, March 2001.
14. C. Hewitt, "Viewing control structures as patterns of passing messages", J. Artificial Intelligence 8, 3 (1977) 323-363.
15. G. Agha, "Concurrent object-oriented programming", Commun. ACM 33, 9 (1990) 125-140.
16. G. Agha, S. Frolund, W. Kim, R. Panwar, A. Patterson, and D. Sturman, "Abstraction and modularity mechanisms for concurrent computing", IEEE Parallel and Distributed Technology: Systems and Applications 1, 2 (1993) 3-14.
17. G. Agha, I. A. Mason, S. F. Smith, and C. L. Talcott, "A foundation for actor computation", J. Functional Programming 7, 1 (1997) 1-72.
18. G. A. Agha, ACTORS: A Model of Concurrent Computation in Distributed Systems, The MIT Press Series in Artificial Intelligence, MIT Press, Cambridge, 1986.
19. G. Kahn, "The semantics of a simple language for parallel programming", Proc. IFIP Congress 74, Paris, France, International Federation for Information Processing, North-Holland Publishing Company, 1974, pp. 471-475.
20. E. A. Lee and D. G. Messerschmitt, "Synchronous data flow", Proc. IEEE, September 1987, pp. 55-64.
21. T. A. Henzinger and C. M. Kirsch, "The embedded machine: Predictable, portable real-time code", Proc. Conf. Programming Language Design and Implementation (PLDI), SIGPLAN, ACM, June 2002.
22. E. Gamma, R. Helm, R. Johnson, and J. Vlissides, Design Patters, Addison-Wesley, 1995.
23. S. Y. Liao, S. Tjiang, and R. Gupta, "An efficient implementation of reactivity for modeling hardware in the Scenic design environment", Proc. 34th Design Automation Conf. (DAC'1997), SIGDA, ACM, 1997.
24. C. Hansen, "Hardware logic simulation by compilation", Proc. Design Automation Conf. (DAC), SIGDA, ACM, 1998.
25. J. Teich, E. Zitzler, and S. Bhattacharyya, "3D exploration of software schedules for DSP algorithms", Proc. Int. Symp. Hardware/Software Codesign (CODES), SIGDA, ACM, May 1999.
26. A. Benveniste and G. Berry, "The synchronous approach to reactive and realtime systems", Proc. IEEE 79, 9 (1991) 1270-1282.
27. G. Berry and G. Gonthier, "The Esterel synchronous programming language: Design, semantics, implementation", Science of Computer Programming 19, 2 (1992) 87-152.
28. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, "The synchronous data flow programming language Lustre", Proc. IEEE 79, 9 (1991) 1305-1321.
29. P. L. Guernic, A. Benveniste, P. Bournai, and T. Gautier, "Signal: A data flow oriented language for signal processing", Technical report, IRISA, Rennes France, 1985.
30. H. Kopetz and G. Grunsteidl, "TTP - A protocol for fault-tolerant real-time systems", IEEE Comput. 27 (1994) 14-23.
31. T. A. Henzinger, B. Horowitz, and C. M. Kirsch, "Giotto: A time-triggered language for embedded programming", Proc. EMSOFT 01: Embedded Software, eds. T. Henzinger and C. Kirsch, Lecture Notes in Computer Science 2211, Springer-Verlag, 2001, pp. 166-184.
32. J. T. Buck, "Scheduling dynamic dataflow graphs with bounded memory using the token flow mode", Ph.D. thesis, Electrical Engineering and Computer Sciences, University of California Berkeley, 1993.
33. T. M. Parks, "Bounded scheduling of process networks", Ph.D. thesis, EECS Department, University of California at Berkeley, CA, 1995.
34. E. de Kock, G. Essink, W. Smits, P. van der Wolf, J. Brunel, W. Kruijtzer, P. Lieverse, and K. Vissers, "Yapi: Application modeling for signal processing systems", Proc. 37th Design Automation Conf. (DCA'2000), June 2000, pp. 402-405.
35. S. Swan, "An introduction to system level modeling in SystemC 2.0", Technical report, Open SystemC Initiative, May 2001.
36. T. J. Koo, J. Liebman, C. Ma, and S. Sastry, "Hierarchical approach for design of multi-vehicle multi-modal embedded software", Proc. EMSOFT 01: Embedded Software, eds. T. Henzinger and C. Kirsch, Lecture Notes in Computer Science 2211, Springer-Verlag, 2001, pp. 344-360.
37. J. Ludvig, J. McCarthy, S. Neuendorffer, and S. R. Sachs, "Reprogrammable platforms for high-speed data acquisition", J. Design Automation for Embedded Systems 7, 4 (2002) 341-364.
38. K. Furuta, M. Yamakita, and S. Kobayashi, "Swingup control of inverted pendulum using pseudo-state feedback", J. Syst. Control Eng. 206 (1992) 263-269.
39. J. Liu, J. Eker, J. W. Janneck, and E. A. Lee, "Realistic simulations of embedded control systems", Proc. Int. Federation of Automatic Control 15th World Congress, July 2002.
40. S. Y. Liao, "Towards a new standard for system-level design", Proc. Int. Symp. Hardware/Software Codesign (CODES), SIGDA, ACM, May 2000.
41. J. R. Burch, R. Passerone, and A. L. Sangiovanni-Vincentelli, "Using multiple levels of abstractions in embedded software design", Proc. EMSOFT 01: Embedded Software, eds. T. Henzinger and C. Kirsch, Lecture Notes in Computer Science 2211, Springer, 2001, pp. 166-184.
42. J. Liu, "Responsible frameworks for heterogeneous modeling and design of embedded systems", Ph.D. thesis, EECS Department, University of California at Berkeley, CA, 2001.
43. M. Williamson, "Synthesis of parallel hardware implementations from synchronous dataflow graph specification", Ph.D. thesis, EECS Department, University of California at Berkeley, CA, 1998.
44. J. Buck and R. Vaidyanathan, "Heterogeneous modeling and simulation of embedded systems in El Greco", Proc. Eighth Int. Workshop on Hardware/Software Codesign (CODES), San Diego, California, May 2000.
45. P. K. Murthy, E. G. Cohen, and S. Rowland, "System Canvas: A new design environment for embedded DSP and telecommunication system", Proc. Int. Symp. Hardware/Software Codesign (CODES), SIGDA, ACM, April 2001.
46. L. Wernli, "Design and implementation of a code generator for the CAL actor language", Technical Memorandum UCB/ERL M02/5, Electronics Research Lab., Department of Electrical Engineering and Computer Sciences, University of California Berkeley, CA 94720, USA, March 2002.
47. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, Software Synthesis from Dataflow Graphs, Kluwer, 1996.
48. M. Edwards and P. Green, "The implementation of synchronous dataflow graphs using reconfigurable hardware", Proc. Field Programmable Logic Symp., Lecture Notes in Computer Science, Vol. 1896, Springer, 2000, pp. 739-748.
49. E. Hogenauer, "An economical class of digital filters for decimation and interpolation", IEEE Trans. Acoustics, Speech and Signal Processing 29, 2 (1981) 155-162.
50. The Math Works, SIMULINK (1997), 1997.