Data communication estimation and reduction for reconfigurable systems

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 616-621

  Kaplan, Adam ^a   Brisk, Philip ^a   Kastner, Ryan ^b  

^a Engineering IV   (United States)

^b University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; HARDWARE; HIGH LEVEL LANGUAGES; PROGRAM COMPILERS;

RECONFIGURABLE SYSTEMS;

DATA COMMUNICATION SYSTEMS;

EID: 0041633680     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775983.775987     Document Type: Conference Paper

References (18)

1. R. Cytron et al., "An Efficient Method of Computing Static Single Assignment", Proceedings of Symposium on Principles of Programming Languages, January 1989.
2. P. Briggs et al., "Practical Improvements to the Construction and Destruction of Static Single Assignment Form", Software Practice and Experience, July 1998.
3. E. Waingold et al, "Baring it all to Software: The Raw Machine," IEEE Computer, Sep 1997.
4. T. J. Callahan, J. R. Hauser and J. Wawrzynek, "The Garp Architecture and C Compiler", IEEE Computer, vol. 33, no. 4, April, 2000.
5. M. Hall et al., "DEFACTO: A Design Environment for Adaptive Computing Technology", Proceedings of the 6th Reconfigurable Architectures Workshop, Springer-Verlag, 1999.
6. R. Kastner, "Synthesis Techniques and Optimizations for Reconfigurable Systems, PhD Thesis, Computer Science Department, UCLA, September 2002.
7. R. Cytron et al., "Efficiently Computing Ψ-nodes On-the-Fly", ACM Transactions on Programming Languages and Systems, October 1991.
8. K. Kennedy. "A Survey of Data Flow Analysis Techniques", Program Flow Analysis: Theory and Applications, Prentice-Hall, 1981.
9. S.S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann Publishers, San Francisco, 1997.
10. C. Lee, M. Potkonjak and W. H. Maggione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems", Proceedings of International Symposium on Microarchitecture, 1997.
11. M. W. Hall et al., "Maximizing Multiprocessor Performance with the SUIF Compiler", IEEE Computer, December 1996.
12. M. D. Smith and G. Holloway, An Introduction to Machine SUIF and its Portable Libraries for Analysis and Optimization, Division of Engineering and Applied Sciences, Harvard University,
13. P. Briggs, T. Harvey and L. Simpson, Static Single Assignment Construction, Implementation documentation, 1996.
14. A. Smith et al., "PRISM II Compiler and Architecture", Proceedings of IEEE Workshop on FPGA-based Custom Computing Machines, April, 1993.
15. J. Babb et al., "Parallelizing Applications into Silicon", Proceedings of Field-Programmable Custom Computing Machines, 1999.
16. J. L. Tripp, P. A. Jackson, and B. L. Hutchings, "Sea cucumber: a synthesizing compiler for FPGAs," Proceedings of the International Conference on Field-Programmable Logic and Applications, 2002
17. M. Budiu and S. C. Goldstern, "Compiling application-specific hardware," Proceedings of the International Conference on Field-Programmable Logic and Applications, 2002
18. R. Rinker et al., "An automated process for compiling dataflow graphs into reconfigurable hardware," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, pp. 130-9, February 2001.