Systolic array architectures for computation of the discrete wavelet transform

Journal of Visual Communication and Image Representation

Volumn 14, Issue 3, 2003, Pages 217-231

  Pan, Sung Bum ^a   Park, Rae Hong ^a  

^a Sogang University   (South Korea)

Author keywords

Discrete wavelet transform; Systolic array architecture; VLSI

Indexed keywords

COMPUTATIONAL METHODS; ONE DIMENSIONAL; SIGNAL FILTERING AND PREDICTION; SYSTOLIC ARRAYS; TWO DIMENSIONAL; WAVELET TRANSFORMS;

ONE DIMENSIONAL DISCRETE WAVELET TRANSFORMS; TWO DIMENSIONAL DISCRETE WAVELET TRANSFORMS;

SIGNAL THEORY;

EID: 0041317795     PISSN: 10473203     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1047-3203(03)00004-X     Document Type: Article

References (18)

1. Chakrabarti, C., Vishwanath, M., 1995. Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers. IEEE Trans. Signal Process. SP-43, 759-771.
2. Chakrabarti, C., Mumford, C., 1996. Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform. Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing, Atlanta, GA, 3256-3259.
3. Chen, J., Bayoumi, M.A., 1995. A scalable systolic array architecture for 2-D discrete wavelet transform. Proc. VLSI Signal Proc. 1995 VIII, Sakai, Japan, 303-312.
4. Daubechies, I., 1990. The wavelet transform, time-frequency localization and signal analysis. IEEE Trans. Inform. Theory IT-36, 961-1005.
5. Grzeszczak, A., Mandal, M.K., Panchanathan, S., 1996. VLSI implementation of discrete wavelet transform. IEEE Trans. VLSI Systems 4, 421-433.
6. Knowles, G., 1990. VLSI architecture for the discrete wavelet transform. Electron. Lett. 26, 1184-1185.
7. Kung, H.T., 1982. Why systolic architectures? IEEE Comput. 15, 37-46.
8. Kung, S.Y., 1988. VLSI Array Processors. Prentice-Hall, Englewood Cliffs, NJ.
9. Lang, R., Plesner, E., Schöder, H., Spray, A., 1994. An efficient systolic architecture for the one-dimensional wavelet transform. Proc. SPIE Wavelet Appl. 2242, Orlando, FL, 925-935.
10. Lee, H.J., Liu, J.C., Chan, A.K., Chui, C.K., 1994. Parallel implementation of wavelet decomposition/reconstruction algorithms. Proc. SPIE Wavelet Appl. 2242, Orlando, FL, 248-259.
11. Lewis, A.S., Knowles, G., 1991. VLSI architecture for 2-D Daubechies wavelet transform without multipliers. Electron. Lett. 27, 171-173.
12. Mallat, S.G., 1989. Multifrequency channel decompositions of images and wavelet models. IEEE Trans. Acoust., Speech, Signal Process. ASSP-37, 2091-2110.
13. Pan, S.B., Park, R.-H., 1997. New systolic arrays for computation of the 1-D discrete wavelet transform. Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing 1997, Munich, Germany, 4113-4116.
14. Parhi, K.K., Nishitani, T., 1993. VLSI architectures for discrete wavelet transforms. IEEE Trans. VLSI Systems 1, 191-202.
15. Rioul, O., Vetterli, M., 1991. Wavelets and signal processing. IEEE Signal Process. Mag. 8, 14-38.
16. Sheu, M.-H., Cheng, S.-F., Shieh, M.-D., 1996. A pipelined VLSI with module structure design for discrete wavelet transforms. Proc. IEEE Int. Symp. Circuits Syst., Atlanta, GA, 352-355.
17. Vetterli, M., Herley, C., 1992. Wavelets and filter banks: theory and design. IEEE Trans. Signal Process. SP-40, 2207-2232.
18. Vishwanath, M., Owens, R.M., Irwin, M.J., 1995. VLSI architectures for the discrete wavelet transform. IEEE Trans. Circuits Syst. II CAS-42, 305-316.