메뉴 건너뛰기




Volumn 2, Issue , 2003, Pages

Self tuned fully integrated high image rejection low IF receivers: Architecture and performance

Author keywords

[No Author keywords available]

Indexed keywords

CODE DIVISION MULTIPLE ACCESS; COMPUTER SIMULATION; ELECTRIC FILTERS; FEEDBACK; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; LOCAL AREA NETWORKS; MIXER CIRCUITS; OSCILLATORS (ELECTRONIC); TUNING; WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 0038760850     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (9)

References (16)
  • 4
    • 0029485143 scopus 로고
    • A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology
    • J. Crols and M. Steyaert, "A single-chip 900MHz CMOS receiver front-end with a high performance low-IF topology," IEEE Journal of Solid State Circuits, vol. 30, no.12, pp. 1483-1492, 1995.
    • (1995) IEEE Journal of Solid State Circuits , vol.30 , Issue.12 , pp. 1483-1492
    • Crols, J.1    Steyaert, M.2
  • 6
    • 0034480133 scopus 로고    scopus 로고
    • A 2.4 GHz low-IF receiver for wideband WLAN in 0.6 um CMOS-architecture and front-end
    • F. Behbahani et al., "A 2.4 GHz low-IF receiver for wideband WLAN in 0.6um CMOS-architecture and front-end," IEEE Journal of State Circuits, vol. 35, no. 12, pp. 1908-1915, 2000.
    • (2000) IEEE Journal of State Circuits , vol.35 , Issue.12 , pp. 1908-1915
    • Behbahani, F.1
  • 7
    • 0031377461 scopus 로고    scopus 로고
    • A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications
    • J. C. Rudell et al., "A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications," IEEE Journal of Solid State Circuits, vol. 32, no. 12, pp. 2071- 2088, 1997.
    • (1997) IEEE Journal of Solid State Circuits , vol.32 , Issue.12 , pp. 2071-2088
    • Rudell, J.C.1
  • 8
    • 0035365047 scopus 로고    scopus 로고
    • On the architecture and performance of a hybrid image rejection receiver
    • C. C. Chun and C. H. Chia, "On the architecture and performance of a hybrid image rejection receiver," IEEE Journal on Selected Areas in Communications, vol. 19, no. 6, pp. 1029-1040, 2001.
    • (2001) IEEE Journal on Selected Areas in Communications , vol.19 , Issue.6 , pp. 1029-1040
    • Chun, C.C.1    Chia, C.H.2
  • 11
    • 0035485859 scopus 로고    scopus 로고
    • Advanced methods for I/Q imbalance compensation in communication receivers
    • M. Valkama, M. Renfors, and V. Koivunen, "Advanced methods for I/Q imbalance compensation in communication receivers," IEEE Transactions on Signal Processing, vol. 49, no.10, pp. 2335-2344, 2001.
    • (2001) IEEE Transactions on Signal Processing , vol.49 , Issue.10 , pp. 2335-2344
    • Valkama, M.1    Renfors, M.2    Koivunen, V.3
  • 13
    • 0032095133 scopus 로고    scopus 로고
    • A parallel structure for CMOS four quadrant analog multipliers and its applications to 2 GHZ RF downcoversion mixers
    • S. Hsiao and C. Wu, "A parallel structure for CMOS four quadrant analog multipliers and its applications to 2GHZ RF downcoversion Mixers," IEEE Journal of Solid State Circuits, vol. 33, no. 6, pp. 859-869, 1998.
    • (1998) IEEE Journal of Solid State Circuits , vol.33 , Issue.6 , pp. 859-869
    • Hsiao, S.1    Wu, C.2
  • 14
    • 0022738214 scopus 로고
    • A CMOS four quadrant analog multiplier
    • K. Bult and H. Wallinga, "A CMOS four quadrant analog multiplier," IEEE Journal of Solid State Circuits, vol. 21, no. 3, pp. 430-435, 1986.
    • (1986) IEEE Journal of Solid State Circuits , vol.21 , Issue.3 , pp. 430-435
    • Bult, K.1    Wallinga, H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.