A survey of bottom-up behavioral modeling methods for analog circuits

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 3, Issue , 2003, Pages

  Mantooth, H A ^a   Ren, L ^a   Huang, X ^a   Feng, Y ^a   Zheng, W ^a  

^a 3202 Bell Engineering Center   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AMPLIFIERS (ELECTRONIC); BEHAVIORAL RESEARCH; MATHEMATICAL MODELS; NONLINEAR SYSTEMS; TRANSISTORS;

ANALOG CIRCUITS;

CIRCUIT THEORY;

EID: 0038758831     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (40)

1. G. R. Boyle, B. R. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of integrated circuit operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-9, pp. 353-363, Dec. 1974.
2. I. E. Getreu, A. D. Hadiwidjaja, and J. M. Brinch, "An integrated circuit comparator macromodel," IEEE J. Solid-State Circuits, vol. SC-11, pp. 826-833, Dec. 1976.
3. C. Turchetti and G. Masetti, "A macromodel for integrated all-MOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-18, pp. 389-394, Aug. 1983.
4. H. Y. Hsieh, N. B. Rabbat and A. E. Ruehli, "Macromodeling and macrosimulation techniques," Proc. IEEE Int. Symp. Circuits and Systems, pp. 336-339, Apr. 1978.
5. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
6. P. Feldmann and R. W. Freund, "Efficient linear analysis by Fade approximation via Lanczos process," IEEE Trans. Computer-Aided Design, vol. 14, pp 639-649, May 1995.
7. nd Design Automation Conference, San Francisco, CA, pp. 376-380, June 1995.
8. K. J. Kerns, I. L. Wemple and A. T. Yang, "Stable and efficient reduction of substrate model networks using congruence transforms," in IEEE/ACM Int. Conference Computer-Aided Design, San Jose, CA, pp. 207-214, Nov. 1995.
9. A. Odabasioglu, M. Celik and L. T. Pileggi, "PRIMA: passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Computer-Aided Design, vol. 17, no. 8, pp. 645-654, Aug. 1998.
10. J. R. Phillips, "Projection-based approaches for reduction of weakly, nonlinear time-varying systems," IEEE Trans. Computer-Aided Design, to appear, Feb. 2003.
11. Eric Grimme, Krylov Projection Methods for Model Reduction, Ph.D. thesis, Coordinated-Science Laboratory, University of Illinois, Urbana-Champaign, IL, 1997.
12. G. Gielen, H. Walscharts and W. Sansen, "ISAAC: A symbolic simulator for analog integrated circuits," IEEE J. Solid-State Circuits, vol. 24, pp. 1587-1597, Dec. 1989.
13. P. M. Lin, Symbolic Network Analysis, New York: Elsevier, 1991.
14. F. V. Fernandez-Fernandez, A. Rodriquez-Vazquez, J. L. Huertes and G. Gielen, Symbolic Analysis Techniques-Applications to Analog Design Automation, Piscataway, NJ: IEEE Press, 1998
15. F. V. Fernandez-Fernandez and A. Rodriquez-Vazquez, "Interactive AC modeling and characterization of analog circuits via symbolic analysis," J. Analog Integrated Circuits and Signal Processing, vol. 1, pp. 183-208, Nov. 1991.
16. Q. Yu and C. Sechen, "Approximate symbolic analysis of large analog integrated circuits," Proc. IEEE/ACM Int. Conf. Computer-Aided Design, pp. 664-671, 1994.
17. X.-D. Tan and C.-J. R. Shi, "Canonical symbolic analysis of large analog integrated circuits with determinant decision diagrams," IEEE Trans. Computer-Aided Design, vol. 19, pp. 1-18, Jan. 2000.
18. X.-D. Tan and C.-J. R. Shi, "Interpretable symbolic small-signal characterization of large analog circuits using' determinant decision diagrams," Proc. Design Automation and Test Eur. Conf., 1999.
19. J. J. Hsu and C. Sechen, "Fully symbolic analysis of large analog integrated circuits," Proc. Custom Integrated Circuits Conf., pp. 21.4.1-21.4.4, 1994.
20. W. Daems, G. Gielen and W. Sansen, "Circuit simplification for the symbolic analysis of analog integrated circuits," IEEE Trans. Computer-Aided Design, vol. 21, Apr. 2002.
21. P. Vanassche, G. Gielen and W. Sansen, "Symbolic modeling of periodically time-varying systems using harmonic transfer matrices", IEEE Trans. on Computer-Aided Design, vol. 21, pp. 1011-1024, Sept. 2002.
22. P. Vanassche, G. Gielen and W. Sansen, "Constructing symbolic models for the input/output behavior of periodically time-varying systems using harmonic transfer matrices", Proc. of Design, Automation and Test in Europe Conference and Exhibition, pp. 279-284, 2002.
23. J. Roychowdhury, "Reduced-order modeling of time-varying systems," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, pp. 1273-1288, 1999.
24. J. R. Phillips, "Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors," Proc. IEEE/ACM Int. Conf. Computer-Aided Design, pp. 96-102, 1998.
25. F. Leyn, W. Sansen and G. Gielen, "Analog small-signal modeling-part II: elementary transistor stages analyzed with behavioral signal path modeling", IEEE Trans. on Circ. Syst. II: Analog and Digital Signal Processing, vol. 48, pp. 712-721, July 2001.
26. F. Leyn, G. Gielen and W. Sansen, "Analog small-signal modeling-part I: behavioral signal path modeling for analog integrated circuits", IEEE Trans. Circ. Syst. II: Analog and Digital Signal Processing, vol. 48, pp. 701-711, July 2001.
27. H. A. Mantooth, Higher Level Modeling of Analog Integrated Circuits, Ph.D. dissertation, Georgia Institute of Technology, Atlanta, GA, 1990.
28. H. A. Mantooth and P. E. Allen, "A higher level modeling procedure for analog integrated circuits," J. Analog Integrated Circuits and Signal Processing, vol. 3, pp. 181-195, May 1993.
29. C. Gathercole, X. Huang and H. A. Mantooth, "Modeling nonlinear dynamics in analog circuits via root localization," IEEE Trans. Computer-Aided Design, to appear, 2003.
30. H. A. Mantooth and M. Fiegenbaum, Modeling with an Analog Hardware Description Language, Kluwer Academic Publishers, Norwell, MA, 1995.
31. E. Christen and K. Bakalar, "VHDL-AMS - A hardware description language for analog and mixed-signal applications," IEEE Trans. Circuits Syst. II: Analog and Digital Signal Processing, vol. 46, pp. 1263-1272, Oct. 1999.
32. V. Chaudhary, M. Francis, X. Huang, H. A. Mantooth, "PARAGON - A mixed-signal behavioral modeling environment," IEEE Intl. Conf. on Communications, Circuits, & Syst. (ICCCAS), pp. 1315-1321, Chengdu, China, June 30, 2002.
33. D. E. Root, M. Pirola, S. Fan, W. J. Anklam and A. Cognata, "Measurement-based large-signal diode modeling system for circuit and device design," IEEE Trans. Microwave Theory and Techniques, vol. 41, pp. 2211-2217, Dec. 1993.
34. D. Schreurs, J. Wood, N. Tufillaro, D. Usikov, L. Barford and D. E. Root, "The construction and evaluation of behavioral models for microwave devices based on time-domain large-signal measurements", Proc. Int. Electron Devices Meeting, pp. 819-822, 2000.
35. D. Root, J. Wood, A. Pekker, N. Tufillaro and D. Schreurs, "Systematic behavioral modeling of nonlinear microwave/RF circuits in the time domain using techniques from nonlinear dynamical systems," Proc. IEEE BMAS Workshop, pp. 4.2.1-4.2-4, Santa Rosa, CA, Oct. 2002.
36. J. Roychowdhury, "Automated macromodeling of "nonlinear" wireless blocks," Proc. IEEE Custom Integrated Circuits Conf., pp. 2.4.1-2.4.4, 1999.
37. J. R. Phillips, "Automated extraction of nonlinear circuit macromodels," in Proceedings Custom Integrated Circuit Conference, pp. 451-454, May 2000.
38. X. Li, P. Li, Y. Xu, R. Dimaggio and L. T. Pileggi, "A frequency separation macromodel for system-Level simulation of RF circuits," IEEE ASP-DAC, to appear, 2003.
39. X. Li, P. Li, Y. Xu and L. T. Pileggi, "A reduced-order macromodel for RF/analog system-level simulation," CSSI Technical Report no. CSSI 02-40, Carnegie Mellon University, Oct. 2002.
40. C. Horchers, "Symbolic behavioral model generation of nonlinear analog circuits," IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, no. 10, pp. 1362-1371, Oct. 1998.