Modeling nonlinear dynamics in analog circuits via root localization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 7, 2003, Pages 895-907

  Huang, Xiaoling ^a   Gathercole, Chris S ^a,b   Mantooth, H Alan ^a  

^a 3202 Bell Engineering Center   (United States)

^b BOEING COMPANY   (United States)

Author keywords

Behavioral modeling; Nonlinear circuits; Poles and zeros; Root localization

Indexed keywords

ALGORITHMS; CALCULATIONS; DYNAMICS; FREQUENCY RESPONSE; MATHEMATICAL MODELS; MATRIX ALGEBRA; OPTIMIZATION; POLES AND ZEROS; SENSITIVITY ANALYSIS; TRANSFER FUNCTIONS;

BEHAVIORAL MODELING; MODEL-ORDER REDUCTION; ROOT LOCALIZATION ALGORITHM;

ELECTRIC NETWORK ANALYSIS;

EID: 0038105342     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.814256     Document Type: Article

References (20)

1. E. Chiprout and M. S. Nakhla, Asymptotic Waveform Evaluation and Moment Matching for Interconnect Analysis. Norwell, MA: Kluwer, 1994.
2. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Padé approximation via the Lanczos process," IEEE Trans. Computer-Aided Design, vol. 14, pp. 639-649, May 1995.
3. L. M. Silveira, M. Kamon, and J. White, "Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures," in Proc. IEEE/ACM Design Automation Conf., June 1995, pp. 376-380.
4. P. Feldmann and R. W. Freund, "Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm," in Proc. IEEE/ACM Design Automation Conf., June 1995, pp. 474-479.
5. D. L. Boley, "Krylov space methods on state-space control models," J. Circuits, Syst., Signal Processing, vol. 13, no. 6, pp. 733-758, 1994.
6. K. J. Kerns and A. T. Yang, "Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations," IEEE Trans. Computer-Aided Design, vol. 16, pp. 734-744, July 1997.
7. R. J. Trihy and R. A. Rohrer, "Nonlinear macromodeling with AWE," J. Analog Integrated Circuits Signal Processing, vol. 6, no. 3, pp. 265-274, 1994.
8. H. Kutuk, I. C. Goknar, and S. M. Kang, "Interconnect simulation in a fast timing simulator ILLIADS-I," IEEE Trans. Circuits Syst. I, vol. 46, pp. 178-189, Jan. 1999.
9. C.-J. Shi and X. Xiangdong Tan, "Efficient derivation of exact s-expanded symbolic expressions for behavioral modeling of analog circuits," in Proc. IEEE Custom Integrated Circuits Conf., May 1998, pp. 463-466.
10. F. V. Fernandez, B. Perez-Verdu, and A. Rodriguez-Vazquez, "Behavioral modeling of PWL analog circuits using symbolic analysis," in Proc. IEEE Int. Symp. Circuits Syst., vol. 6, 1998, pp. 17-20.
11. C. Borchers, "Symbolic behavioral model generation of nonlinear analog circuits," IEEE Trans. Circuits Syst. II, vol. 45, pp. 1362-1371, Oct. 1998.
12. F. Leyn, G. G. E. Gielen, and W. Sansen, "Analog small-signal modeling part I. Behavioral signal path modeling for analog integrated circuits," IEEE Trans. Circuits Syst. II, vol. 48, pp. 701-711, July 2001.
13. ____, "Analog small-signal modeling part II. Elementary transistor stages analyzed with behavioral signal path modeling," IEEE Trans. Circuits Syst. II, vol. 48, pp. 712-721, July 2001.
14. O. Mikulchenko and K. Mayaram, "Neural network design for behavioral model generation with shape preserving properties," in Proc. IEEE/ACM Int. Workshop Behav. Modeling Simulation, Orlando, FL, Oct. 2000, pp. 97-102.
15. J. Jianjun Xu, M. C. E. Yagoub, R. Ding, and Q.-J. Zhang, "Neural-based dynamic modeling of nonlinear microwave circuits," IEEE Trans. Microwave Theory Tech., vol. 50, pp. 2769-2780, Dec. 2002.
16. H. A. Mantooth and P. E. Allen, "A higher level modeling procedure for analog integrated circuits," Int. J. Analog Integrated Circuits Signal Processing, vol. 3, pp. 181-195, May 1993.
17. V. Chaudhary, M. Francis, X. Huang, and H. A. Mantooth, "PARAGON-a mixed-signal behavioral modeling environment," in Proc. IEEE Int. Conf. Communications Circuits Systems, Chengdu, China, June 30, 2002, pp. 1315-1321.
18. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
19. H. A. Mantooth and M. Fiegenbaum, Modeling With an Analog Hardware Description Language. Norwell, MA: Kluwer, 1995.
20. J. Vlach and K. Singhal, Computer Methods for Circuits Analysis and Design. New York: Van Nostrand Reinhold, 1983.