analog small-signal modeling-part II: Elementary transistor stages analyzed with behavioral signal path modeling

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 7, 2001, Pages 712-721

  Leyn, Francky ^a   Sansen, Willy ^a   Gielen, Georges G E ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Behavioral signal path modeling; Cascode stage; Elementary transistor stages; Feedback; Miller compensation; Onestage amplifier; Source follower; Wien bridge

Indexed keywords

EID: 33747750297     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.958341     Document Type: Article

References (8)

1. C. Holt Electronic Circuits Digital and Analog. New York: Wiley 1978.
2. K. Laker and W. Sansen Design of Analog Integrated Circuit and Systems. New York: McGraw-Hill 1994.
3. B. Kamath R. Meyer and P. Gray "Relationship between frequency response and settling time of operational amplifiers" IEEE]. Solid-State Circuits vol. 9 pp. 347-352 Dec. 1974.
4. K. Bult and G. Geelen "A fast-settling CMOS OPAMP for SC circuits with 90-dB dc gain" IEEE J. Solid-State Circuits vol. 25 pp. 1379-1383 Dec. 1990.
5. D. Flandre A. Viviani J. Eggermont B. Gentinne and P. Jespers "Improved synthesis of gain-boosted regulated-cascode CMOS stages using symbolic analysis and gm/'ID methodology" IEEE J. Solid-State Circuits vol. 32 pp. 1006-1012 July 1997.
6. J. Vandenbussche F. Leyn G. Van der Plas G. Gielen and W. Sansen "A fully-integrated low-power CMOS particle detector front-end for space applications" IEEE Trans. Nucl. Sei. vol. 45 pp. 2272-2278 Aug. 1998.
7. J. Fisher and R. Koch "A highly linear CMOS buffer amplifier" IEEE J. Solid-State Circuits vol. 22 pp. 330-334 June 1987.
8. R. Hogervorst J. Tero R. Eschauzier and J. Huijsing "A compact power-efficient 3 Volt CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries" IEEE J. Solid-State Circuits vol. 29 pp. 1505-1513 Dec. 1994.