A fault tolerant hardware based file system manager for solid state mass memory

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2003, Pages

  Cardarilli, G C ^a   Ottavi, M ^a   Pontarelli, S ^a   Re, M ^a   Salsano, A ^a  

^a UNIVERSITY OF ROME TOR VERGATA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA ACQUISITION; DATA FLOW ANALYSIS; DATA HANDLING; DATA TRANSFER; ERROR CORRECTION; FAULT TOLERANT COMPUTER SYSTEMS; INTERFACES (COMPUTER); PARALLEL PROCESSING SYSTEMS; SPACE APPLICATIONS;

SOLID STATE MASS MEMORY (SSMM);

DATA STORAGE EQUIPMENT;

EID: 0038757965     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. M.P. Kluth, F. Simon, J.Y. Le Gall, E. Muller, "Design of a fault tolerant 100 Gbits solid-state mass memory for satellites", VLSI Test Symposium, 1996., Proceedings of 14th, 1996.
2. Fichna, T.; Gartner, M.; Gliem, F.; Rombeck, F. "Fault-tolerance of spacebome semiconductor mass memories", Fault-Tolerant Computing, 1998. Digest of Papers. Twenty-Eighth Annual International Symposium on, 1998.
3. M. Ottavi, G.G. Cardarilli, P. Marinucci, S. Pontarelli, M. Re, A. Salsano, "Development of a dynamic routing system for a fault tolerant solid state mass memory", ISCAS 2001.
4. Space Wire Home Page http://www.estec.esa.nl/tech/spacewire/index.html
5. D. Maeusli, F. Teston, P. Vuilleumier, R. Harboe-sorensen "ESA Developments In Solid Sate Mass Memories", in ESA publication
6. S.M. Parkes, "Spacewire: The Standard", DASIA'99
7. Mahmood, A.; McCluskey, E.J. "Concurrent error detection using watchdog processors-a survey" Computers, IEEE Transactions on, Volume: 37 Issue: 2, Feb. 1988 pp 160-174
8. Saxena, N.R.; McCluskey, E.J. "Parallel signature analysis design with bounds on aliasing" Computers, IEEE Transactions on, Volume: 46 Issue; 4, April 1997 pp. 425-438
9. G.C. Cardarilli, P. Marinucci, A. Salsano, "Fault-tolerant Solid State Mass Memory for Satellite Applications", IMTC'98
10. G.C. Cardarilli, P. Marinucci, S. Bertazzoni, M. Salmeri, A.Salsano, "Design of Fault-tolerant Solid State Mass Memory",DFT'99.
11. Military-Handbook 338B
12. J. F. Meyer, "On evaluating the performability of degradable computing systems," IEEE Trans. Computer, vol. C-29, pp. 720-731, Aug. 1980.
13. Synplicity Home Page http://www.synplicity.com
14. Parag K. Lala, "Fault tolerant and Fault Testable Hardware Design", Prantice Hall, 1985.