An efficient pipelined FFT architecture

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 6, 2003, Pages 322-325

  Chang, Yun Nan ^a   Parhi, Keshab K ^b  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

^b NONE

Author keywords

Digit serial; Fast Fourier transform (FFT); Pipelined FFT; Radix 4 FFT

Indexed keywords

ALGORITHMS; FAST FOURIER TRANSFORMS; FEEDBACK; ROM;

FEEDBACK COMMUTATOR SCHEMES;

VLSI CIRCUITS;

EID: 0038721318     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.811439     Document Type: Article

References (8)

1. E. E. Swartzlander, W. K. W. Young, and S. J. Joseph, "A radix-4 delay commutator for fast Fourier transform processor implementation," IEEE J. Solid-State Circuits, vol. SC-19, pp. 702-709, Oct. 1984.
2. E. Bidet et al., "A fast single-chip implementation of 8192 complex point FFT," IEEE J. Solid-State Circuits, vol. 30, pp. 300-305, Mar. 1995.
3. B. Gold and T. Bially, "Parallelism in fast Fourier transform hardware," IEEE Trans. Audio Electroacoust., vol. AU-21, pp. 5-16, 1973.
4. C. C. W. Hui, T. J. Ding, and J. V. McCanny, "A 64-point Fourier transform chip for video motion compensation using phase correlation," IEEE J. Solid-State Circuits, vol. 31, pp. 1751-1761, Nov. 1996.
5. S. He and M. Torkelson, "Design and implementation of a 1024-point pipeline FFT processor," in Custom Integrated Circuits Conf., Santa Clara, CA, May 1998, pp. 131-134.
6. Y.-N. Chang and K. K. Parhi, "Efficient FFT implementation using digit-serial arithmetic," in Proc. 1999 IEEE Workshop on Signal Processing Systems, Taipei, Taiwan, R.O.C., Oct. 1999.
7. G. Bi and E. Jones, "A pipelined FFT processor for word-sequential data," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-37, pp. 1982-1985, Dec. 1989.
8. L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, "A new VLSI-oriented FFT algorithm and implementation," in Proc. 11th Annu. IEEE ASIC Conf., Rochester, NY, Sept. 1998, pp. 337-341.