Embedded reconfigurable array targeting motion estimation applications

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2003, Pages

  Khawam, Sami ^a   Arslan, Tughrul ^a,b   Westall, Fred ^c  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b INSTITUTE FOR SYSTEM LEVEL INTEGRATION   (United Kingdom)

^c Epson Scotland Design Centre   (United Kingdom)

Author keywords

Array; Domain specific; Embedded; FPGA; Motion estimation; Programmable; Reconfigurable

Indexed keywords

ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE COMPRESSION; MULTIMEDIA SYSTEMS; THROUGHPUT;

EMBEDDED RECONFIGURABLE ARRAYS;

MOTION ESTIMATION;

EID: 0038421882     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. ISO/EC 14496-2, Information technology - Coding of audio-visual objects - Part 2: Visual, AMD1, Geneva, 2000
2. ITU, ITU Recommendation H.263, DRAFT H.263, Video Coding for low bit rate communication, Jan. 1998
3. Hounsell, B.I.; Arslan, T., An embedded programmable core for the implementation of high performance digital filters, ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, 2001, Page(s): 169-174
4. Namuduri K.R., Aiyuan Ji., Computation and performance trade-offs in motion estimation algorithms, Information Technology: Coding and Computing, 2001. Proceedings. International Conference on, 2001, Page(s): 263-267
5. Takagi, A.; Muramatsu, S.; Kiya, H., Motion estimation with power scalability and its VHDL model, Image Processing, 2000. Proceedings. 2000 International Conference on, Vol.3, 2000, Pages: 118-121 vol.3
6. Fanucci, L.; Saletti, R.; Bertini, L.; Moio, P.; Saponara, S., High-Throughput, Low Complexity, Parametrizable VLSI Architecture for Full Search Block Matching Alg, Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on, Vol.3, 1999, Pages: 1479-1482 vol.3
7. Yuan-Hau Yeh; Chen-Yi Lee, Scalable VLSI Architectures For Full-Search Block Matching Algorithms, Image Processing, 1996. Proceedings., International Conference on, Vol.1, 1996, Pages: 1035-1038 vol.2
8. Xiao-Dong Zhang; Chi-Ying Tsui, An Efficient And Reconfigurable Vlsi Architecture For Different Block Matching Motion Estimation Alg, Acoustics, Speech, and Signal Processing, 1997. ICASSP-97., 1997 IEEE International Conference on, Vol.1, 1997, Pages: 603-606 vol.1
9. Burleson, W.; Jain, P.; Venkatraman, S., Dynamically parameterized architectures for power-aware video coding: motion estimation and DCT, Digital and Computational Video, 2001. Proceedings. Second International Workshop on, Vol., 2001, Pages: 4-12
10. ARM, AMBA Specification, (Rev. 2.0), 1999
11. Komarek, T., Pirsch, P, Array architectures for block matching algorithms. Circuits and Systems, IEEE Transactions on, Volume: 36 Issue: 10, Oct. 1989, Page(s): 1301-1308
12. De Vos, L.; Stegherr, M., Parameterizable VLSI architectures for the full-search block-matching algorithm, IEEE Transactions on Circuits and Systems, Vol.36 Issue: 10, Oct. 1989
13. Yang, K.-M.; Sun, M.-T.; Wu, L., A family of VLSI designs for the motion compensation block-matching algorithm, IEEE Transactions on Circuits and Systems, Vol. 36 Issue: 10, Oct. 1989
14. Rose J., Brown S., Flexibility of interconnection structures for field-programmable gate arrays, Solid-State Circuits, IEEE Journal of, Vol.26, Iss.3, 1990, Pages: 277-282
15. V. George, H. Zhang J. Rabaye. The design of low energy FPGA, Proceedings. 1999 International Symposium on Low Power Electronics and Design, pp. 188-193. 1999.
16. ARM, ARM7 Datasheet (Rev. 20C), 1994
17. Xilinx, The Programmable Logic Data Book, Xilinx Inc., 2001