New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications

IEEE Transactions on Consumer Electronics

Volumn 49, Issue 1, 2003, Pages 14-20

  Jung, Yunho ^a   Yoon, Hongil ^a   Kim, Jaeseok ^a  

^a Yonsei University   (South Korea)

Author keywords

FFT algorithm; OFDM DMT applications; Pipeline implementation; Radix 23; Radix 4

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; FAST FOURIER TRANSFORMS; LOGIC DESIGN; LOGIC GATES; MULTIPLYING CIRCUITS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

DISCRETE MULTI-TONE; FAST FOURIER TRANSFORM ALGORITHM; PIPELINE ARCHITECTURE;

MULTICARRIER MODULATION;

EID: 0038354698     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2003.1205450     Document Type: Article

References (16)

1. J. A. C. Bingham, "Multi-carrier modulation for data transmission: an idea whose time has come," IEEE Communications Magazines, Vol. 28, No. 5, pp. 5-14, May. 1990.
2. Neil Weste, and David J. Skellern, "VLSI for OFDM," IEEE Communications Magazines, Vol. 36, No. 10, pp. 127-131, Oct. 1998.
3. J. W. Colley and J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series," Math. Comput., Vol. 19, pp. 297-301, Apr. 1965.
4. S. Winograd, "On computing the discrete Fourier transform," Proc. Nat. Acad. Sci., U.S., Vol. 73, pp. 1005-1006, Apr. 1976.
5. H. Lim and E. E. Swartzlander, "Multidimensional systolic arrays for the implementation of discrete Fourier transforms," IEEE Trans. On Signal Processing, Vol. 47, pp. 1359-1370, May 1999.
6. P. Duhamel and H. Hallmann, "Split radix FFT algorithm," IEE Electronics Letters, Vol. 20, No. 1, pp. 14-16, Jan. 1984.
7. S. Bertazzoni, G. C. Cardarilli, M. Iannuceelli, M. Salmeri, A. Salsano, and O. Simonelli, "16-point high speed (i)FFT for OFDM modulation," ISCAS'98, Vol. 5, pp. 210-212, 1998.
8. E. E. Swartzlander, "VLSI signal processing systems," Kluwer Academic Publishers, pp. 125-131, 1986.
9. Shousheng He and Mats Torkelson, "A new approach to pipeline FFT processor," Parallel Processing Symposium, pp. 766-770, 1996.
10. Shousheng He and Mats Torkelson, "Designing pipeline FFT processor for OFDM (de)modulation," ISSSE'98, Vol. 2, pp. 945-950, 1998.
11. L. G. Johnson, "Conflict free memory addressing for dedicated FFT hardware," IEEE Trans. On Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 39, No. 5, May 1992.
12. N. Weste, M. Bickerstaff, T. Arivoli, P. J. Ryan, J. W. Dalton, D. J. Skellern, and T. M. Percival, "A 50MHz 16-point FFT processor for WLAN applications," IEEE Custom Integrated Circuits Conference, pp. 457-460, 1997.
13. H. Stones, "Parallel processing with the perfect shuffle," IEEE Trans. On Computers, pp. 156-161, Feb. 1971.
14. L. R. Rabiner and B. Gold, "Theory and application of digital signal processing," Prentice-Hall, Inc. 1975.
15. E. H. Wold and A. M. Despain, "Pipeline and parallel pipeline FFT processors for VLSI implementation," IEEE Trans. On Computers, C-33, pp. 414-426, 1984.
16. G. Bi and E. V. Jones, "A pipelined FFT processor for word-sequential data," IEEE Trans. On Signal Processing, Vol. 37, No. 12, pp. 1982-1985, Dec. 1989.