Shop-floor scheduling of semiconductor wafer fabs: Exploring the influence of technology, market, and performance objectives

IEEE Transactions on Semiconductor Manufacturing

Volumn 16, Issue 2, 2003, Pages 281-289

  Sloan, Thomas W ^a  

^a UNIVERSITY OF MIAMI   (United States)

Author keywords

Dispatching; Production scheduling; Shop floor control

Indexed keywords

ENGINEERING RESEARCH; PRODUCTION CONTROL; SCHEDULING;

SEMICONDUCTOR WAFERS;

SEMICONDUCTOR DEVICE MANUFACTURE;

EID: 0038291909     PISSN: 08946507     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSM.2003.811892     Document Type: Article

References (19)

1. R. Uzsoy, C.-Y. Lee, and L. A. Martin-Vega, "A review of production planning and scheduling models in the semiconductor industry part II: Shop-floor control," IIE Trans., vol. 26, pp. 44-54, 1994.
2. L. M. Wein, "Scheduling semiconductor wafer fabrication," IEEE Trans. Semiconduct. Manufact., vol. 1, pp. 115-130, Aug. 1988.
3. C. R. Glassey and M. G. C. Resende, "Closed-loop job release control for VLSI circuit manufacturing," IEEE Trans. Semiconduct. Manufact., vol. 1, pp. 36-46, Feb. 1988.
4. J. Kim, R. C. Leachman, and B. Suh, "Dynamic release control policy for the semiconductor wafer fabrication lines," J. Oper. Res. Soc., vol. 47, pp. 1516-1525, 1996.
5. C. R. Glassey, J. G. Shanthikumar, and S. Seshadri, "Linear control rules for production control of semiconductor fabs," IEEE Trans. Semiconduct. Manufact., vol. 9, pp. 536-549, Nov. 1996.
6. S. C. H. Lu, D. Ramaswamy, and P. R. Kumar, "Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants," IEEE Trans. Semiconduct. Manufact., vol. 7, pp. 374-388, Aug. 1994.
7. T. W. Sloan and J. G. Shanthikumar, "Combined production and maintenance scheduling for a multiple-product, single-machine production system," Prod. Oper. Manage., vol. 9, pp. 379-399, 2000.
8. I. Duenyas, J. W. Fowler, and L. W. Schruben, "Planning and scheduling in Japanese semiconductor manufacturing," J. Manuf. Syst., vol. 13, pp. 323-332, 1994.
9. R. C. Leachman, "Production Planning and Scheduling Practices Across the Semiconductor Industry," The Competitive Semiconductor Manufacturing Program, University of California, Berkeley, 1994.
10. L. Martin-Vega, M. Pippin, E. Gerdon, and R. Burcham, "Applying just-in-time in a wafer fab: A case study," IEEE Trans. Semiconduct. Manufact., vol. 2, pp. 16-22, Feb. 1989.
11. G. Sullivan and K. Fordyce, "IBM Burlington's logistics management system," Interfaces, vol. 20, pp. 43-64, 1990.
12. L. Demeester and C. S. Tang, "Reducing cycle time at an IBM wafer fabrication facility," Interfaces, vol. 26, pp. 34-49, 1996.
13. K. B. Hendricks and V. R. Singhal, "Firm characteristics, total quality management, and financial performance," J. Oper. Manage., vol. 19, pp. 269-285, 2001.
14. S. Sakakibara, B. B. Flynn, R. G. Schroeder, and W. T. Morris, "Total quality management as competitive advantage: A review and empirical study," Manage. Sci., vol. 43, pp. 1246-1257, 1997.
15. J. A. Nickerson and T. W. Sloan, "Data reduction techniques and hypothesis testing of benchmarking data," Int. J. Prod. Res., vol. 37, pp. 1717-1741, 1999.
16. R. C. Leachman and D. A. Hodges, "Benchmarking semiconductor manufacturing," IEEE Trans. Semiconduct. Manufact., vol. 9, pp. 158-212, May 1996.
17. J. S. Long, Regression Models for Categorical and Limited Dependent Variables. Thousand Oaks, CA: Sage, 1997.
18. W. R. Dillon and M. Goldstein, Multivariate Analysis: Methods and Applications. New York: Wiley, 1984.
19. A. DeMaris, "Logit Modeling: Practical Applications," Sage University Paper Series on Quantitative Applications in the Social Sciences, Number 07-086, 1992.