Layout driven decomposition with congestion consideration

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 672-676

  Kutzschebauch, Thomas ^a   Stok, Leon ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT STRUCTURES; COMMON SUBEXPRESSION; DECOMPOSITION ALGORITHM; DEPENDENCY RELATION; EXTRACTION PROCESS; INTERCONNECT DELAY; LOGIC RESTRUCTURING; OBJECTIVE FUNCTIONS;

ALGORITHMS; EXHIBITIONS; EXTRACTION; WIRE;

LOGIC DESIGN;

EID: 0038114471     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998371     Document Type: Conference Paper

References (11)

1. W. Donath, P. Kudva, P. Villarrubia, L. Stok et al., " Transformational Placement and Synthesis", In Proceedings of the Conference on Design, Automation and Test in Europe, pp. 194-201, 2000
2. G. Stenz et al., "Timing Driven Placement in Interaction with Netlist Transformations", In Proc. of the International Symposium on Physical Design, 1997
3. R. K. Brayton and C. Mc Mullen, "The Decomposition and Factorization of Boolean Expressions", In Proc. of Int. Symp. of Circuits and Systems, 1982, pp. 49-54
4. R.K. Brayton and C. McMullen, "Synthesis and Optimization of Multistage Logic", In Proceedings of Int. Conference on Computer Design, 1984, pp. 23-28
5. J. Rajski and J. Vasudevamurthy, "A Method for Concurrent Decomposition and Factorization of Boolean Expressions", In Proc. of the Int. Conference on Computer-Aided Design, 1990, pp. 510-513
6. J. Rajski and J. Vasudevamurthy, "The Testability-Preserving Concurrent Decomposition and Factorization of Boolean Expressions", In IEEE Trans. on CAD, Vol. 11, No. 6, June 1992, pp. 778-793
7. M. Pedram and N. Bhat, "Layout Driven Technology Mapping", In Proceedings of the 28th Design Automation Conference, pp. 99-105, 1991
8. M. Pedram and N. Bhat, "Layout Driven Logic Restructuring/ Decomposition", In Proc. of the Int. Conf. on Computer-Aided Design, pp.134-137, 1991
9. T. Kutzschebauch and L. Stok, "Congestion Aware Layout Driven Logic Synthesis", In Proc. of the Int. Conference on Computer Aided Design, Nov. 2001, pp. 216-223
10. L. Stok, D. Brand, D. Kung et al., "Booledozer: Logic synthesis for ASICs", In IBM Journal of Research and Development, July 1996, pp. 515-547
11. J. Vygen, "Algorithms for Large-Scale Flat Place-ment", In Proceedings of the 34th Design Automation Conference, 1997, pp. 746-751