Partitioning of embedded applications onto heterogeneous multiprocessor architectures

Proceedings of the ACM Symposium on Applied Computing

Volumn , Issue , 2003, Pages 661-665

  Salice, F ^a,b   Del Vecchio, L ^b   Pomante, L ^b   Fornaciari, W ^a,b  

^a POLITECNICO DI MILANO   (Italy)

^b CEFRIEL   (Italy)

Author keywords

Codesign Framework; Heterogeneous Multiprocessor Embedded Systems; Metrics for Hw Sw Partitioning; System Level Design

Indexed keywords

COMPUTER ARCHITECTURE; MULTIPROCESSING SYSTEMS; PRODUCT DESIGN;

MULTIPROCESSOR ARCHITECTURES;

EMBEDDED SYSTEMS;

EID: 0037998933     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/952532.952662     Document Type: Conference Paper

References (22)

1. J. Choi, M. Burke, P. Carini. Efficient flow-sensitive inter-procedural computation of pointer-induced aliases and side effects. In proceedings of the 20th Annual ACM Symposium on Principles of Programming languages, pp. 233-245, January 1993.
2. L. Carro, M. Kreutz, F.R. Wagner, M. Oyamada. System synthesis for multiprocessor embedded applications. Design, Automation and Test in Europe Conference and Exhibition 2000. Page(s): 697-702.
3. M.T.J. Strik, A.H. Timmer, J.L. Van Meerbergen, G. Van Rootselaar. Heterogeneous multiprocessor for the management of real-time video and graphics streams. Solid-State Circuits, IEEE Journal of, Volume: 35, Issue: 11, Nov. 2000 Page(s): 1722-1731.
4. J. Hilgenstock, K. Herrmann, S. Moch, P. Pirsch. A single-chip video signal processing system with embedded DRAM. Signal Processing Systems, 2000. SiPS 2000, IEEE Workshop on, 2000 pp: 23-32.
5. B.P. Dave, G. Lakshminarayana, N.K. Jha. COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Volume: 7 Issue: 1, March 1999 Page(s): 92-104.
6. B.P. Dave, N.K. Jha. COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume: 17 Issue: 10, Oct. 1998 pp: 900-919.
7. P.A. Hsiung. CMAPS: A Cosynthesis Methodology for Application-Oriented General-Purpose Parallel Systems. ACM Transactions on Design Automation of Electronic Systems. Vol. 5, n. 1, pp.58-81, Jan. 2000.
8. J. Axelsson. Towards System-Level Analysis and Synthesis of Distributed Real-Time Systems. In Proc. 5th International Conference on Information Systems Analysis and Synthesis, Vol. 5, pp. 40-46, Orlando, 1999.
9. L. Pomante, "System-Level Co-Design of Heterogeneous Multiprocessor Embedded Systems", Ph.D thesis, 2002, DEI, Politecnico di Milano, Italy.
10. D. Sciuto, F. Salice, L. Pomante, W. Fornaciari, "Metrics for design space exploration of heterogeneous multiprocessor embedded systems". CODES 2002, Colorado (USA), 6-8 May 2002.
11. I. De Man, B. Bolsens, K. Lin, S. Van-Rompaey, D. Vercauteren, D. Verkest. Co-design for DSP systems. NATO ASI Hardware/Software Co-design, Italy, 1995.
12. G.F. Marchioro, J.M. Daveau, A.A. Jerraya. Transformational Partitioning for Co-Design of Multiprocessor Systems. IEEE Proceedings of ICCAD'97, November 9-13, 1997, San Jose, California.
13. M. Srivastava, R. Brodersen. SIERA: A unified framework for rapid-prototyping of system-level hardware and software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 676-693, June 1995.
14. A. Kavalade, E.A. Lee. The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling, and Implementation-bin Selection. Proceedings of Sixth Workshop on Rapid Systems Prototyping, pp. 12-18, 1995.
15. P. Paulin, C. Liem, T. May, S. Sutarwala. DSP Design Tool Requirements for Embedded Systems: A Telecommunication Industrial Perspective. Journal of VLSI Signal Processing (special issue on synthesis for real-time DSP), Kluwer Academic Publisher, 1994.
16. th Conference on Design Automation (DAC97), pages 709-712, NY, June 1997, ACM Press.
17. P.V. Knudsen, J. Madsen. Graph based communication analysis for hardware/software codesign. Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International Workshop on, 1999 Page(s): 131-135.
18. J.M. Chang, M. Pedram. Codex-dp: co-design of communicating systems using dynamic programming. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume: 19 Issue: 7, July 2000 Page(s): 732-744.
19. J.I. Hidalgo, J. Lanchares. Functional partitioning for hardware-software codesign using genetic algorithms. EUROMICRO 97. New Frontiers of Information Technology. Proceedings of the 23rd EUROMICRO Conference, 1997 Page(s): 631-638.
20. J.K. Adams, D.E. Thomas. Multiple-process behavioral synthesis for mixed hardware-software systems. System Synthesis, 1995. Proceedings of the Eighth International Symposium on, 1995 Page(s): 10-15.
21. C.L. Liu, J.W. Layland. Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. Journal of the ACM, Vol. 20, No. 1, pp. 37-53, 1973.
22. Intel, Embedded UL Power 486T GX, developer.intel.com/design/intarch/DATASHTS/272755.HTM.