Arithmetic image coding/decoding architecture based on a cache memory

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 1, Issue , 1998, Pages 139-146

  Osorio, R R ^a   Boo M ^a   Bruguera, J D ^a  

^a UNIVERSITY OF SANTIAGO DE COMPOSTELA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); DIGITAL ARITHMETIC; IMAGE CODING; MEMORY ARCHITECTURE;

ARCHITECTURE-BASED; ARITHMETIC CODING; ASSOCIATIVITY; CYCLE LENGTH; ENCODING AND DECODING; MULTILEVELS; REPLACEMENT ALGORITHM;

CACHE MEMORY;

EID: 0037885584     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.711788     Document Type: Conference Paper

References (17)

1. R. B. Arps, T. K. Truong, D. J. Lu, R. C. Pasco, and T. D. Friedman. A multi-purpose vlsi chip for adaptative data compression of bilevel images. IBM Journal of Research and Development, 32(6):775-795, 1988.
2. M. A. Bassiouni, N. Ranganathan, and A. Mukherjee. Software and hardware enhancement of arithmetic coding. In International Working Conference SSDBM Statical and Scientific Database Management, pages 120-132, 1988.
3. M. Bóo, J.D. Bruguera, and T. Lang. A VLSI architecture for arithmetic coding of multi-level images. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing., 45(1):163-168, 1997.
4. P. Fenwick. A new data structure for cumulative probability tables : an improved frequency-to-symbol algorithm. Technical Report 110, University of Auckland, Department of Computer Science, February 1995.
5. J. P. E. Group. Digital Compression and Coding of Continuous-tone Still Images, Part 1: Requirements and guidelines. Number ISO/IEC 10918-1. Information Technology, 1994.
6. P. G. Howard and J. S. Vitter. Arithmetic coding for data compression. Proc. of the IEEE, 82(6), 1994.
7. J. Jiang. Novel design of arithmetic coding for data Compression. IEE Proc-Comput. Digit. Tech., 142(6):419-424, 1995.
8. J. Jiang and S. Jones. Parallel design of arithmetic coding. IEE Proc-Comput. Digit. Tech., 141(6):327-333, 1994.
9. G. G. Langdon. An introduction to arithmetic coding. IBM Journal of Research and Development, 28(2):135-149, 1984.
10. A. Moffat. Linear time adaptative arithmetic coding. IEEE Transactions on Information Theory, 36(2):401-406, March 1990.
11. R.R. Osorio and J.D. Bruguera. New arithmetic coder/decoder architectures based on pipelining. In IEEE International Conference On Application Especific Systems, Architectures, And Processors, pages 106-115, 1997.
12. Patterson and Hennesy. Computer organization and design. The hardware/software interface. Morgan Kauffmann Publishers, Inc., 1994. ISBN 1-55860-281- X.
13. W. B. Pennebaker and J. L. Mitchell. JPEG Still Image Data Compression Standard. Van Nostrand Reinhold, 1993. ISBN 0-442-01272-1.
14. W. B. Pennebaker, J. L. Mitchell, G. G. L. Jr, and R. B. Arps. An overview of the basic principles of the q-coder adaptative binary arithmetic coder. IBM Journal of Research and Development, 32(6), 1988.
15. M. Peon, R. R. Osorio, and J. D. Bruguera. A VLSI implementation of an arithmetic coder for image compression. In Euromicro, pages 591-598, 1997.
16. L. S. Wang. Design and implementation of an adaptive modeling unit for multialphabet arithmetic compression. Master's thesis, Natonal Taiwan University, June 1996.
17. I. H. Witten, R. M. Neal, and J. G. Cleary. Arithmetic coding for data compression. Communications of the AGM, 30(6), 1987.