|
Volumn , Issue , 1997, Pages 591-598
|
A VLSI implementation of an arithmetic coder for image compression
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ARITHMETIC CODERS;
ARITHMETIC CODING;
CUMULATIVE PROBABILITIES;
DATA COMPRESSION TECHNIQUES;
OPERATING FREQUENCY;
REDUNDANT ARITHMETIC;
VLSI IMPLEMENTATION;
DATA COMPRESSION;
DIGITAL ARITHMETIC;
ENCODING (SYMBOLS);
IMAGE COMPRESSION;
PROBABILITY;
STORAGE ALLOCATION (COMPUTER);
VLSI CIRCUITS;
INFORMATION TECHNOLOGY;
DATA COMPRESSION;
ARITHMETIC CODING;
|
EID: 0030689481
PISSN: 10896503
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/EURMIC.1997.617380 Document Type: Conference Paper |
Times cited : (8)
|
References (9)
|