메뉴 건너뛰기




Volumn , Issue , 1997, Pages 591-598

A VLSI implementation of an arithmetic coder for image compression

Author keywords

[No Author keywords available]

Indexed keywords

ARITHMETIC CODERS; ARITHMETIC CODING; CUMULATIVE PROBABILITIES; DATA COMPRESSION TECHNIQUES; OPERATING FREQUENCY; REDUNDANT ARITHMETIC; VLSI IMPLEMENTATION;

EID: 0030689481     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1997.617380     Document Type: Conference Paper
Times cited : (8)

References (9)
  • 6
    • 84888992745 scopus 로고
    • An algorithmic and novel design of a leading zero detector circuit: Comparison with logic synthesis
    • V.G. Oklobdzija. An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis. IEEE Trans, on Very Large Scale Integration (VLSI) Systems, 42(7):769-779, 1993.
    • (1993) IEEE Trans, on Very Large Scale Integration (VLSI) Systems , vol.42 , Issue.7 , pp. 769-779
    • Oklobdzija, V.G.1
  • 7
    • 0024611579 scopus 로고
    • A multiplication-free multialphabet arithmetic code
    • J. Rissanen and G.G. Langdon. A multiplication-free multialphabet arithmetic code. IEEE Trans, on Communication, 37(2):93-98, 1989.
    • (1989) IEEE Trans, on Communication , vol.37 , Issue.2 , pp. 93-98
    • Rissanen, J.1    Langdon, G.G.2
  • 9
    • 84889006779 scopus 로고    scopus 로고
    • European Silicon Structures, ES2 ECP07 Library Databook, 1993
    • European Silicon Structures, ES2 ECP07 Library Databook, 1993.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.