Reducing the number of variable movements in exact BDD minimization

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2003, Pages

  Ebendt, Rüdiger ^a  

^a University of Koblenz Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; FIELD PROGRAMMABLE GATE ARRAYS; TRANSISTORS;

BINARY DECISION DIAGRAMS (BDD);

DECISION THEORY;

EID: 0037743816     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. B. Bollig and I. Wegener. Improving the variable ordering of OBDDs is NP-complete. IEEE Trans. on Comp., 45(9):993-1002, 1996.
2. R. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Comp., 35(8):677-691, 1986.
3. P. Buch, A. Narayan, A. Newton, and A. Sangiovanni-Vincentelli. Logic synthesis for large pass transistor circuits. In Int'l Conf. on CAD, pages 663-670, 1997.
4. R. Drechsler, N. Drechsler, and W. Günther. Fast exact minimization of BDDs. IEEE Trans. on CAD, 19(3):384-389, 2000.
5. R. Drechsler and W. Günther. Towards One-Pass Synthesis. Kluwer Academic Publishers, 2002.
6. R. Ebendt, W. Günther, and R. Drechsler. Combination of lower bounds in exact BDD minimization. Accepted for DATE 2003.
7. F. Ferrandi, A. Macii, E. Macii, M. Poncino, R. Scarsi, and F. Somenzi. Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits. In Int'l Conf. on CAD, 1998.
8. S. Friedman and K. Supowit. Finding the optimal variable ordering for binary decision diagrams. In Design Automation Conf., pages 348-356, 1987.
9. H. Fujii, G. Ootomo, and C. Hori. Interleaving based variable ordering methods for ordered binary decision diagrams. In Int'l Conf. on CAD, pages 38-41, 1993.
10. W. Günther and R. Drechsler. Improving EAs for Sequencing Problems. Genetic and Evolutionary Computation Conference, 175-180, 2000.
11. N. Ishiura, H. Sawada, and S. Yajima. Minimization of binary decision diagrams based on exchange of variables. In Int'l Conf. on CAD, pages 472-475, 1991.
12. S.-W. Jeong, T.-S. Kim, and F. Somenzi. An efficient method for optimal BDD ordering computation. In International Conference on VLSI and CAD, 1993.
13. L. Macchiarulo, L. Benini, and E. Macii. On-the-fly layout generation for PTL macrocells. In Design, Automation and Test in Europe, pages 546-551, 2001.
14. A. Mukherjee, R. Sudhakar, M. Marek-Sadowska, and S. Long. Wave steering in YADDs: A novel non-iterative synthesis and layout technique. In Design Automation Conf., pages 466-471, 1999.
15. R.Murgai, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. Logic Synthesis for Field-Programmable Cate Arrays. Kluwer Academic Publishers, 1995.
16. R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Int'l Conf. on CAD, pages 42-47, 1993.
17. F. Somenzi. CU Decision Diagram Package Release 2.3.1. University of Colorado at Boulder, 2002.