Performance analysis of the multiple input-queued packet switch with the restricted rule

IEEE/ACM Transactions on Networking

Volumn 11, Issue 3, 2003, Pages 478-487

  Kim, Hakyong ^a   Kim, Kiseon ^b  

^a Research and Development Center   (South Korea)

^b Gwangju Institute of Science and Technology (GIST)   (South Korea)

Author keywords

Free rule; Multiple input queueing (MIQ); Restricted rule

Indexed keywords

DIFFERENTIATION (CALCULUS); PACKET NETWORKS; POISSON DISTRIBUTION; RANDOM PROCESSES; SWITCHING NETWORKS; THROUGHPUT;

MULTIPLE INPUT QUEUEING (MIQ);

QUEUEING NETWORKS;

EID: 0037480105     PISSN: 10636692     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNET.2003.813015     Document Type: Review

References (56)

1. J. Y. Hui and E. Arthurs, "A broadband cell switch for integrated transport," IEEE J. Select. Areas Commun., vol. SAC-5, pp. 1262-1273, Oct. 1987.
2. M. J. Karol, M. G. Hluchyj, and S. P. Morgan, "Input versus output queueing in a space division switch," IEEE Trans. Commun., vol. COM-35, pp. 1347-1356, Dec. 1987.
3. H. Matsunaga and H. Uematsu, "A 1.5-Gb/s 8 × 8 cross-connect switch using a time reservation algorithm," IEEE J. Select. Areas Commun., vol. 9, pp. 1308-1317, Oct. 1991.
4. M. J. Karol, K. Eng, and H. Obara, "Improving the performance of input-queued ATM packet switches," in Proc. IEEE INFOCOM, May 1992, pp. 110-115.
5. R. Y. Awdeh and H. T. Mouftah, "Survey of ATM switch architectures," Comput. Networks ISDN Syst., vol. 27, pp. 1567-1613, 1995.
6. M. G. Hluchyj and M. J. Karol, "Queueing in space-division packet switching," in Proc. IEEE GLOBECOM, New Orleans, LA, Mar. 1988, pp. 334-343.
7. _, "Queueing in high-performance packet switching," IEEE J. Select. Areas Commun., vol. SAC-6, pp. 1587-1597, Dec. 1988.
8. T. T. Lee, "A modular architecture for very large packet switches," IEEE Trans. Commun., vol. 38, pp. 1097-1106, July 1990.
9. K. W. Sarkies, "The bypass queue in fast packet switching," IEEE Trans. Commun., vol. 39, pp. 766-774, May 1991.
10. G. Thomas and J. Man, "Improved windowing rule for input buffered packet switches," Electron. Lett., vol. 29, no. 4, pp. 393-395, Feb. 18, 1993.
11. S. C. Liew, "Performance of various input-buffered and output-buffered ATM switch design principles under bursty traffic: Simulation study," IEEE Trans. Commun., vol. 42, pp. 1371-1379, Feb./Mar./Apr. 1994.
12. Y.-S. Su and J.-H. Huang, "Throughput analysis and optimal design of banyan switches with bypass queues," IEEE Trans. Commun., vol. 42, pp. 2781-2784, Oct. 1994.
13. G. Y. Lee and C. K. Un, "Design and performance analysis of an asynchronous banyan network switch with window policy," Proc. Inst. Elect. Eng., vol. 142, no. 2, pp. 54-60, Apr. 1995.
14. J.-J. Li, "Improving the input-queueing switch under bursty traffic," Electron. Lett., vol. 31, no. 11, pp. 854-855, May 25, 1995.
15. W. Warde and P. A. Ivey, "Input queueing multicast ATM packet switch with two priority classes using a priority scheme with a window policy," Electron. Lett., vol. 32, no. 20, pp. 1854-1855, Sept. 26, 1996.
16. N. J. Sharma, "Comparison of windowing policies for input buffered packet switch," in Proc. IEEE Int. Performance, Computing and Communication Conf., Feb. 1997, pp. 245-251.
17. D.-Y. Ma, "Performance study of a nonblocking space-division packet switch with window policy," in Proc. Int. Conf. Information and Communication Security, vol. 3, Singapore, Sept. 1997, pp. 1410-1412.
18. I. I. Makhamreh, "Throughput analysis of input-buffered ATM switch," Proc. Inst. Elect. Eng., vol. 145, no. 1, pp. 15-18, Feb. 1998.
19. X. Ji and D. Wang, "Neural network controller for queueing in packet switch networks," in Proc. IEEE TENCON, vol. 3, Beijing, China, Oct. 1993, pp. 207-210.
20. H. El Gebaly, J. Muzio, and F. El Guibaly, "Input smoothing with buffering: A new technique for queueing in fast packet switching," in Proc. IEEE Pacific Rim Conf. Communications, Computers, and Signal Processing, Victoria, BC, Canada, May 1995, pp. 59-62.
21. A. Huang and S. Knauser, "Starlite: A wideband digital switch," in Proc. IEEE GLOBECOM, Dec. 1984, pp. 121-125.
22. H. Kim, C. Oh, A. Ahmad, and K. Kim, "Performance comparison of high-speed input-buffered ATM switches," in Proc. IEEE ATM Workshop, Lisbon, Portugal, May 1997, pp. 505-513.
23. M. M. Ali and H. T. Nguyen, "A neural network implementation of an input access scheme in a high-speed packet switch," in Proc. IEEE GLOBECOM, vol. 1, Dallas, TX, Nov. 1989, pp. 1192-1196.
24. M. K. M. Ali and M. Youssefi, "The performance analysis of an input access scheme in a high-speed packet switch," in Proc. IEEE INFOCOM, vol. 1, Bal Harbor, FL, Apr. 1991, pp. 454-461.
25. E. D. Re and R. Fantacci, "Performance evaluation of input and output queueing techniques in ATM switching systems," IEEE Trans. Commun., vol. 41, pp. 1565-1575, Oct. 1993.
26. H. Kim, C. Oh, and K. Kim, "A study on a high-speed ATM switch architecture using random access input-buffers," in Proc. Joint Conf. Communications and Information, vol. 1, Kwangju, Korea, Apr. 1996, pp. 240-244. In Korean.
27. G. Thomas, "Multi-channel input-queueing for high throughput switches," Electron. Lett., vol. 33, no. 3, pp. 184-185, Jan. 30, 1997.
28. G. Nong, J. K. Muppala, and M. Hamdi, "A performance model for ATM switches with multiple input queues," in Proc. Int. Conf. Computer Communications and Networks, Las Vegas, NV, Sept. 1997, pp. 222-227.
29. G. Thomas and V. Veludandi, "ATM switches with bifurcated input queueing," in Proc. Int. Conf. Computer Communications and Networks, Las Vegas, NV, Sept. 1997. pp. 504-507.
30. C. Kolias and L. Kleinrock, "Throughput analysis of multiple input-queueing in ATM switches," in Broadband Communications, L. Mason and A. Casaca, Eds, London, U.K.: Chapman & Hal, 1996, pp. 382-393.
31. G. Thomas, "Bifurcated queueing for throughput enhancement in input-queued switches," IEEE Commun. Lett., vol. 1, pp. 56-57, Mar. 1997.
32. K. L. Yeung and S. Hai, "Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port," Electron. Lett., vol. 33, no. 19, pp. 1604-1606, Sept. 11, 1997.
33. G. Nong, J. K. Muppala, and M. Hamdi, "Analysis of nonblocking ATM switches with multiple input queues," in Proc. IEEE GLOBECOM, vol. 1, Phoenix, AZ, Nov. 1997, pp. 531-535.
34. H. Kim, C. Oh, and K. Kim, "A high-speed ATM switch architecture using random access input buffers and multi-cell-time arbitration," in Proc. IEEE GLOBECOM, vol. 1, Phoenix, AZ, Nov. 1997, pp. 536-540.
35. H. Kim, C. Oh, and K. Kim, "Throughput analysis of the bifurcated input-queued packet switches with restricted contention," Electron. Lett., vol. 34, no. 17, pp. 1651-1652, Aug. 20, 1998.
36. G. Nong, J. K. Muppala, and M. Hamdi, "Analysis of nonblocking ATM switches with multiple input queues," IEEE/ACM Trans. Networking, vol. 7, pp. 60-74, Feb. 1999.
37. H. Kim, C. Oh, Y. Lee, and K. Kim, "Throughput analysis of the bifurcated input-queued ATM switch," IEICE Trans. Commun., vol. E82-B, no. 5, pp. 768-772, May 1999.
38. H. Obara, "Optimum architecture for input queueing ATM switches," Electron. Lett., pp. 555-557, Mar. 28, 1991.
39. S.-Q. Li, "Performance of trunk grouping in packet switch design," in Proc. IEEE INFOCOM, vol. 2, Bal Harbor, FL, Apr. 1991, pp. 688-693.
40. Z. Tao and S. Cheng, "A new way to share buffer-grouped input queueing in ATM switching," in Proc. IEEE GLOBECOM, vol. 1, San Francisco, CA, 1994, pp. 475-479.
41. H. Kim, C. Oh, K. Kim, and Y. Lee, "Derivation of the mean cell delay and cell loss probability, for multiple input-queued ATM switches," IEEE Commun. Lett., vol. 4, pp. 140-142, Apr. 2000.
42. H. Kim, H. Yoon, D. Lee, K. Kim, and Y. Lee, "A scheduling algorithm minimizing the FOL blocking in the multiple input-queued switch," IEEE Commun. Lett., submitted for publication.
43. T. E. Anderson, S. S. Owicki, J. B. Saxe, and C. P. Thacker, "High-speed switch scheduling for local-area networks," ACM Trans. Comput. Syst., vol. 11, no. 4, pp. 319-352, Nov. 1993.
44. N. McKeown, "Scheduling algorithm for input-queued cell switches," Ph.D. dissertation, Univ. of California, Berkeley, May 1995.
45. R. O. LaMaire and D. N. Serpanos, "Two-dimensional round-robin schedulers for packet switches with multiple input queues," IEEE/ACM Trans. Networking, vol. 2, pp. 471-482, Oct. 1994.
46. N. McKeown, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," in Proc. IEEE INFOCOM, vol. 1, San Francisco, CA, Mar. 1996, pp. 296-302.
47. A. Mekkittikul and N. McKeown, "A practical scheduling algorithm to achieve 100% throughput in input-queued switches," in Proc. IEEE INFOCOM, vol. 2, San Francisco, CA, 1998, pp. 792-799.
48. N. McKeown, "The iSLIP scheduling algorithm for input-queued switches," IEEE/ACM Trans. Networking, vol. 7, pp. 188-201, Apr. 1999.
49. M. Nabeshima and N. Yamanaka, "The i-QOCF (iterative quasi-oldest-cell-first) algorithm for input-queued ATM switches," in Proc. IEEE ATM Workshop, Kochi, Japan, May 1999, pp. 25-30.
50. S. Y. Liew, S. W. Cheng, and T. T. Lee, "An enhanced iterative scheduling algorithm for ATM input-buffered switch," in Proc. IEEE ATM Workshop, Kochi, Japan, May 1999, pp. 103-108.
51. R. Schoenen, G. Post, and G. Sander, "Prioritized arbitration for input-queued switches with 100% throughput," in Proc. IEEE ATM Workshop, Kochi, Japan, May 1999, pp. 253-258.
52. H. Kim, K. Kim, Y. Lee, H. Yoon, and C. Oh, "A simple and efficient cell selection algorithm for the multiple input-queued ATM switch," in Proc. IEEE ATM Workshop, Kochi, Japan, May 1999, pp. 259-264.
53. H. Takagi, Queueing Analysis: A Foundation of Performance Evaluation, Volume 3: Discrete-Time Systems. New York/Amsterdam: Elsevier/North-Holland, 1993, ch. 6.
54. C. Kolias and L. Kleinrock, "The odd-even input-queueing ATM switch: performance evaluation," in Proc. IEEE Integrated Circuits Conf., vol. 3, June 1996, pp. 1674-1679.
55. C. Kolias and L. Kleinrock, "The odd-even ATM switch," IEICE Trans. Commun., vol. E-81-B, no. 2, pp. 244-250, Feb. 1998.
56. C. Kolias, "Analysis and performance evaluation of new architecture in high-speed packet switching," Ph.D. dissertation, Univ. California, Los Angeles, 1999.