A variable-radix digit-serial design methodology and its application to the discrete cosine transform

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 1, 2003, Pages 90-104

  Leong, M P ^a   Leong, Philip H W ^a  

^a CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Design automation; Design methodology; Discrete cosine transforms; Field programmable gate arrays (FPGAs); Fixed point arithmetic

Indexed keywords

COSINE TRANSFORMS; FIELD PROGRAMMABLE GATE ARRAYS; THROUGHPUT;

DISCRETE COSINE TRANSFORMS (DCT);

SIGNAL PROCESSING;

EID: 0037312437     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.811099     Document Type: Article

References (38)

1. N. Ahmed, T. Natarajan, and K. R. Rao, "Discrete cosine transform," IEEE Trans. Comput., vol. 23, pp. 90-93, Jan. 1974.
2. D. Le Gall, "MPEG: A video compression standard for multimedia applications," Communications of the ACM (CACM), vol. 34, no. 4, pp. 46-58, Apr. 1991.
3. M. Liou, "Overview of the p × 64 kbits/s video coding standard," Communications of the ACM (CACM), vol. 34, no. 4, pp. 59-63, Apr. 1991.
4. W. B. Pennebaker and J. L. Mitehell, JPEG - Still Image Data Compression Standard. New York: Van Nostrant Reinhold, 1993.
5. R. M. Haralick, "A storage efficient way to implement the discrete cosine transform." IEEE Trans. Comput., vol. 25, pp. 333-341, July 1976.
6. B. G. Lee, "A new algorithm to compute the discrete cosine transform," IEEE Trans. Acoustics, Speech, Signal Processing, vol. ASSP-32, pp. 1243-1247, Dec. 1984.
7. H. Suzuki, Y. N. Chang, and K. K. Parhi, "Performance tradeoffs in digit-serial DSP systems," in Proc. 32nd Asilomar Conf. Signals, Systems, and Computers, Pacific Grove, CA, Nov. 1998.
8. W. Sung and K. I. Kum, "Simulation-based word-length optimization method for fixed-point digital signal processing systems," IEEE Trans. Signal Processinn, pp. 3087-3090, Dec. 1995.
9. S. Kim, K. I. Kum, and W. Sung, "Fixed-point optimization utility for C and C++ based digital signal processing programs," IEEE Trans. Circuit Svst. II, vol. 45, pp. 1455-1464, Nov. 1998.
10. M. P. Leong, M. Y. Yeung, C. K. Yeung, C. W. Fu, P. A. Heng, and P. H. W. Leong, "Automatic floating to fixed point translation and its application to post-rendering 3-D warping," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, Napa Valley, CA, Apr. 1999, pp. 240-248.
11. J. G. Liu, H. F. Li, F. H. Y. Chan, and F. K. Lam, "Fast discrete cosine transform via computation of moments." J. VLSI Signal Processing, vol. 19, pp. 257-268, 1998.
12. S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, Y. Yamshita, H. Terane, and M. Yoshimoto, "A 100-MHz 2-D discrete cosine transform core processor," IEEE J. Solid-State Circuits, vol. 27, pp. 492-499, Apr. 1992.
13. 2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme," IEEE J. Solid-State Circuits. vol. 31, pp. 1770-1779, Nov. 1996.
14. T. Xanthopoulos and A. P. Chandrakasan, "A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization." IEEE J. Solid-State Circuits, vol. 35. pp. 740-750, May 2000.
15. J. Hunter and J. McCanny, "Discrete cosine transform generator for VLSI synthesis." in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, vol. 5, Seattle, WA, May 1998, pp. 2997-3000.
16. D. W. Trainor, J. P. Heron, and R. F. Woods. "Implementation of the 2-D DCT using a Xilinx XC6264 FPGA." in Proc. IEEE Workshop Signal Processing Systems, Leicester, U.K., Nov. 1997, pp. 541-550.
17. N. W. Bergmann and Y. Y. Chung, "Efficient implementation of DCT-based video compression on custom computers." in Proc. 31st Asilomar Conf. Signals, Systems and Computers, vol. 2. Pacific Grove, CA. Nov. 1997. pp. 1532-1536.
18. H. Kropp, C. Reuter. T. T. Do, and P. Pirsch, "A generator for pipelined multipliers on FPGA's," in Proc. 9th Int. Conf. Signal Processing Applications and Technology, Toronto, Canada, Sept. 1998, pp. 669-673.
19. Z. Mohd-Yusof, I. Suleiman, and Z. Aspar, "Implementation of two dimensional forward DCT and inverse DCT using FPGA," in Proc. Int. Conf. Electrical and Electronic Technology 2000, vol. 3, Kuala Lumper, Malaysia. 2000. pp. 242-245.
20. L. Naviner, C. Laurent, J. L. Danger, and A. Garcia-Garcia, "Efficient implementation for high accuracy DCT processor based on FPGA," in Proc. 42nd Midwest Symp. Circuits and Systems, vol. 1, Las Cruces, NM, Aug. 1999, pp. 508-511.
21. W. Lee, "A new algorithm to compute the DCT and its inverse," IEEE Traits. Signal Processing, vol. 39, pp. 1305-1313, June 1991.
22. E. Feig and S. Winograd, "Fast algorithms for the discrete cosine transform," IEEE Trans. Signal Processing, vol. 40. pp. 2174-2193, Sept. 1992.
23. C. Chakrabarti and J. JáJá. "Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime factor decomposition," IEEE Trans. Comput., vol. 39, pp. 1359-1368, Nov. 1990.
24. L. W. Chang and M. C. Wu. "A unified systolic array for discrete cosine and sine transform." IEEE Trans. Signal Processing, vol. 39, pp. 192-194, Jan. 1991.
25. Y. H. Hu and Z. Wu, "An efficient CORDIC array structure for the implementation of discrete cosine transform," IEEE Trans. Signal Processing, vol. 43. pp. 331-336, Jan. 1995.
26. Y. H. Chan and W. C. Siu, "On the realisation of discrete cosine transform using the distributed arithmetic," IEEE Trans. Circuits Syst., vol. 39, pp. 705-712, Sept. 1992.
27. G. Fettweis, J. Chiu, and B. Fraenkel, "A low-complexity bit-serial DCT/IDCT architecture," in Proc. IEEE Int. Conf. Communications, vol. 1, May 1993, pp. 217-221.
28. W. Pan, A. Shams, and M. A. Bayoumi, "NEDA: A new distributed arithmetic architecture and its application to one dimensional discrete cosine transform," in Proc. IEEE Workshop Signal Processing Systems, Washington, DC, Sept. 1999, pp. 159-168.
29. K. Lenwchasatit and A. Ortega, "DCT computation based on variable complexity fast approximations," in Proc. Int. Conf. Image Processing, vol. 3, Chicago, II, Oct. 1998, pp. 95-99.
30. T. D. Tran, "The BinDCT: Fast multiplierless approximation of DCT," IEEE Signal Processing Lett., vol. 7, pp. 145-149, June 2000.
31. DSP Station User's Manual, Mentor Graphics Corp., 1995.
32. W. Sung and K. I. Kum, "Word-length determination and scaling software for a signal flow block diagram," in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, Adelaide, Australia, Apr. 1994, pp. 457-460.
33. M. Willems, V. Bürsgens, H. Keding. T. Grötker, and H. Meyr, "System level fixed-point design based on an interpolative approach," in Proc. 34th Design Automation Conf., Anaheim, CA, June 1997, pp. 293-298.
34. M. Willems, V. Bürsgens, T. Grötker, and H. Meyr. "FRIDGE: An interactive code generation environment for HW/SW codesign," in Proc. IEEE Int. Conf. Acoustics, Speech and Signal Processing, Munich, Germany, Apr. 1997, pp. 287-290.
35. K. K. Parhi and C. Wang, "Digit-serial DSP architectures," in Proc. of the Int. Conf. Applications Specific Array Processors, Princeton, NJ, Sept. 1990, pp. 341-351.
36. R. Hartley and K. K. Parhi, Digit-Serial Computation. Norwell, MA: Kluwer, 1995.
37. J. Nelder and R. Mead, "A simplex method for function minimization." IEEE Comput., vol. C-7, pp. 308-313, 1965.
38. Wildstar Reference Manual, Annapolis Micro Systems, Inc., Annapolis, MD, 2000.