A flip chip packaged limiting amplifier with data rate of 10 Gb/s

Journal of the Korean Physical Society

Volumn 42, Issue SPEC., 2003, Pages

  Ju, Chul Won ^a   Pack, Kyu Ha ^a   Lee, Hee Tae ^a   Hyun, Young Chul ^a   Han, Byung Sung ^b  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^b Chungbuk National University   (South Korea)

Author keywords

Flip chip; Limiting amplifier; Wafer level package

Indexed keywords

EID: 0037305229     PISSN: 03744884     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (9)

1. J. Akagi, Y. Kuriyama, M. Asaka, T. Sugiyama, N. Iizuka, K. Tsuda and M. Obara, IEEE TSSC Conf. (San Francisco, Feb., 1994), p. 168.
2. N. Nagano, T. Suzaki, M. Soda, K. Kasahara and K. Honjo, IEICE Tr. Electron, E76-C, 883 (1993).
3. Bongsin Kwark, Dong Sung Ma, Hwachang Seo, Kisung Ha and Moon Soo Park, IEEE Tr. on Components, Packaging, and Manufacturing Technology. Part B: Advanced Packaging, [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on], 21, 309 (1998).
4. T. W. Lee, Y. S. Kim, C. W. Kim, M. P. Park and S. H. Park, The 4th Korean Conference on Semiconductor (Kyongju, Feb., 1997), p. 119.
5. J. H. Lee, H. T. Choi, C. W. Lee, H. S. Yoon, B. S. Park and C. S. Park, J. Korean Phys. Soc. 34, 150 (1999).
6. H. S. Yoon, J, H. Lee, B. S. Park, C. E. Yun, J. Korean Phys. Soc. 33, 741 (1998).
7. D. M. Kim, J. Korean Phys. Soc. 33, 607 (1998).
8. H. Kusamitsu, Y. Morishita, K. Maruhashi, M. Ito and K. Ohata, IEEE Tr. Electronics packaging Manufacturing, 22, 23 (1999).
9. Y. S. Kim, S. J. Kang, K. Y. Na, S. H. Park, T. W. Lee, M. P. Park and P. E. Pyun, J. KITE, 34-D, 14 (1997).