Analytic evaluation of shared-memory architectures

IEEE Transactions on Parallel and Distributed Systems

Volumn 14, Issue 2, 2003, Pages 166-180

  Sorin, Daniel J ^a   Lemon, Jonathan L ^b   Eager, Derek L ^c   Vernon, Mary K ^d  

^a DUKE UNIVERSITY   (United States)

^b CISCO SYSTEMS   (United States)

^c UNIVERSITY OF SASKATCHEWAN   (Canada)

^d NONE   (United States)

Author keywords

Analytical model; Heterogeneity; Mean value analysis; Performance evaluation; Shared memory multiprocessor

Indexed keywords

ARCHITECTURAL DESIGN; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; PARALLEL PROCESSING SYSTEMS; STATISTICAL METHODS; STORAGE ALLOCATION (COMPUTER);

SHARED-MEMORY ARCHITECTURES;

COMPUTER ARCHITECTURE;

EID: 0037295771     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2003.1178880     Document Type: Article

References (23)

1. V. Adve, R. Bagrodia, J. Browne, E. Deelman, A. Dube, E. Houstis, J. Rice, R. Sakellariou, D. Sundaram-Stukel, P. Teller, and M. Vernon, "POEMS: End-to-end Performance Design of Large Parallel Adaptive Computation Systems," IEEE Trans. Software Eng., vol. 26, no. 11, pp. 1027-1048, Nov. 2000.
2. A. Agarwal, M. Horowitz, and J.L. Hennessy, "An Analytical Cache Model," Trans. Computer Systems, vol. 7, no. 2, pp. 184-215, May 1989.
3. D. Albonesi and I. Koren, "A Mean Value Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating Techniques," Int'l J. Parallel Programming, pp. 235-263, 1996.
4. L.A. Barroso, K. Gharachorloo, and E. Bugnion, "Memory System Characterization of Commercial Workloads," Pro. 25th Ann. Int'l Symp. Computer Architecture, pp. 3-14, June 1998.
5. D. Eager, D. Sorin, and M. Vernon, "AMVA Techniques for High Service Time Variability," Proc. ACM SIGMETRICS, pp. 217-228, June 2000.
6. D. Kroft, "Lockup-Free Instruction Fetch/Prefetch Cache Organization," Proc. Eighth Int'l Symp. Computer Architecture, pp. 81-87, May 1981.
7. J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. Hennessy, "The Stanford FLASH Multiprocessor," Proc. 21st Int'l Symp. Computer Architecture, pp. 302-313, Apr. 1994.
8. J. Laudon and D. Lenoski, "The SGI Origin: A ccNUMA Highly Scalable Server," Proc. 24th Ann. Int'l Symp. Computer Architecture, pp. 241-251, June 1997.
9. E. Lazowska, "The Use of Percentiles in Modelling CPU Service Time Distributions," Proc. IFIP W.G.7.3 Int'l Symp. Computer Performance Modeling, Aug. 1977.
10. E. Lazowska, J. Zahorjan, G. Graham, and K. Sevcik, Quantitative System Performance, Computer System Analysis Using Queueing Network Models. Prentice Hall, May 1984.
11. M. Oskin, F.T. Chong, and M. Farrens, "HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Designs," Proc. 27th Ann. Int'l Symp. Computer Architecture, pp. 71-82, June 2000.
12. V. Pai, P. Ranganathan, and S. Adve, "RSIM Reference Manual," Technical Report 9705, Dept. of Electrical and Computer Eng., Rice Univ., Aug. 1997.
13. V.S. Pai, P. Ranganathan, S.V. Adve, and T. Harton, "An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors," Proc. Seventh Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 12-23, Oct. 1996.
14. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta, "Complete Computer System Simulation: The SimOS Approach," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 4, pp. 34-43, Apr. 1995.
15. A. Saulsbury, F. Pong, and A. Nowatzyk, "Missing the Memory Wall: The Case for Processor/Memory Integration," Proc. 23rd Ann. Int'l Symp. Computer Architecture, pp. 90-101, May 1996.
16. D. Sorin, J. Lemon, D. Eager, and M. Vernon, "A Customized MVA Model for Shared-Memory Systems with Heterogeneous Applications," Technical Report 1400, Computer Sciences Dept., Univ. of Wisconsin, Madison, 1999.
17. D. Sorin, V. Pai, S. Adve, M. Vernon, and D. Wood, "Analytic Evaluation of Shared-Memory Parallel Systems with ILP Processors," Proc. 25th Int'l Symp. Computer Architecture, pp. 380-391, June 1998.
18. D. Sorin, M. Vernon, V. Pai, S. Adve, and D. Wood, "A Customized MVA Model for ILP Multiprocessors," Technical Report 1369, Computer Sciences Dept., Univ. of Wisconsin, Madison, Mar. 1998.
19. V. Soundararajan, M. Heinrich, B. Verghese, K. Gharachorloo, A. Gupta, and J. Hennessy, "Flexible Use of Memory for Replication/ Migration in Cache-Coherent DSM Multiprocessors," Proc. 25th Ann. Int'l Symp. Computer Architecture, pp. 342-355, June 1998.
20. B. Verghese, S. Devine, A. Gupta, and M. Rosenblum, "Operating System Support for Improving Data Locality on CC-NUMA Compute Servers," Proc. Architectural Support for Programming Languages and Operating Systems VII, pp. 279-289, Oct. 1996.
21. D. Willick and D. Eager, "An Analytical Model of Multistage Interconnection Networks," Proc. ACM SIGMETRICS, pp. 192-202, May 1990.
22. S.J.E. Wilton and N.P. Jouppi, "CACTI: An Enhanced Cache Access and Cycle Time Model," IEEE J. Solid-State Circuits, vol. 31, no. 5, pp. 677-688, May 1996.
23. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations" Proc. 22nd Int'l Symp. Computer Architecture, pp. 24-36, June 1995.