An APS with 2-D winner-take-all selection employing adaptive spatial filtering and false alarm reduction

IEEE Transactions on Electron Devices

Volumn 50, Issue 1, 2003, Pages 159-165

  Fish, Alexander ^a   Turchin, Dmitry ^a   Yadid Pecht, Orly ^a  

^a BEN GURION UNIVERSITY OF THE NEGEV   (Israel)

Author keywords

Active pixel sensor (APS); CMOS; Filter; Image processing; Pattern recognition; Spatial filtering; Very large scale integration (VLSI); Winner take all (WTA)

Indexed keywords

ADAPTIVE FILTERING; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; PATTERN RECOGNITION; VLSI CIRCUITS;

ACTIVE PIXEL SENSOR; FALSE ALARM REDUCTION; SPATIAL FILTERING; WINNER TAKE ALL DETECTION;

IMAGE SENSORS;

EID: 0037250548     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2002.807250     Document Type: Article

References (13)

1. O. Yadid-Pecht, E. R. Fossum, and C. Mead, "APS Image Sensors With a Winner-Take-All (WTA) Mode of Operation,", JPL/Caltech New Technology Rep. NPO 20 212.
2. Z. S. Gunay, and E. Sanches-Sinencio, "CMOS winner-take-all circuits: A detail comparison," in Proc. ISCAS'97, Hong Kong, June 9-12, 1997, pp. 41-44.
3. J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, Winner-Tale-All Networks of O(n) Complexity, D. S. Touretzky, Ed. San Mateo, CA: Morgan Kaumann, 1989, vol. 1, pp. 703-711.
4. J. A. Startzyk and X. Fang, "CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback," Electron. Lett., vol. 29, no. 10, May 1993.
5. S. P. DeWeerth and T. G. Morris, "CMOS current mode winner-take-all circuit with distributed hysteresis," Electron. Lett., vol. 31, no. 13, June 1995.
6. D. M. Wilson and S. P. DeWeerth, "Winning isn't everything," in Proc. ISCAS'95, Seattle, WA, 1995, pp. 105-108.
7. R. Kalim and D. M. Wilson, "Semi-parallel rank-order filtering in analog VLSI," in Proc. ISCAS'99, vol. 2, Piscataway, NJ, 1999, pp. 232-235.
8. N. Donckers, C. Dualibe, and M. Verleysen, "Design of complementary low-power CMOS architectures for looser-take-all and winner-take-all," in Proc. 7th Int. Conf. Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, vol. xv+426, Los Alamitos, CA, 1999, pp. P360-P365.
9. T. G. Moris and S. P. DeWeerth, "A smart-scanning analog VLSI visual-attention system," Analog Integrated Circuits Signal Process., vol. 21, pp. 67-78, 1999.
10. Z. Kalayjian, J. Waskiewicz, D. Yochelson, and A. G. Andreou, "Asynchronous sampling of 2D arrays using winner-takes-all arbitration," in Proc. ISCAS 96, vol. 3, 1996, pp. 393-396.
11. T. G. Moris, C. S. Wilson, and S. P. DeWeerth, "Analog VLSI circuits for sensory attentive processing," in Proc. IEEE Int. Conf. Multisensor Fusion and Integration for Intelligent Systems, 1996, pp. 395-402.
12. T. G. Morris, T. K. Horiuchi, and P. DeWeerth, "Object-based selection within an analog visual attention system," IEEE Trans. Circuits Syst. II, vol. 45, pp. 1564-1572, Dec. 1998.
13. A. Fish and O. Yadid-Pecht, "CMOS current/voltage mode winner-take-all circuit with spatial filtering," in Proc. ISCAS'01, vol. 2, Sydney, Australia, May 2001, pp. 636-639.