Improvement of energy-efficiency in off-chip caches by selective prefetching

Microprocessors and Microsystems

Volumn 26, Issue 3, 2002, Pages 107-121

  Jalminger, Jonas ^a   Stenström, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

Caches; Energy delay; Energy efficiency; Performance evaluation; Prefetching

Indexed keywords

COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; LAPTOP COMPUTERS; MICROPROCESSOR CHIPS; MOBILE COMPUTING;

MOBILE COMPUTERS; OFF-CHIP CACHE MEMORIES; SELECTIVE PREFETCHING;

CACHE MEMORY;

EID: 0037029257     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(01)00150-8     Document Type: Article

References (24)

1. Power and performance tradeoffs using various cache configurations
2. An effective on-chip preloading chip scheme to reduce data access penalty
3. Power analysis of 32-bit RISC microcontroller integrated with a 16-bit DSP
4. The SPLASH-2 programs: Characterization and methodological considerations
5. Sequential hardware prefetching in shared-memory multiprocessors
6. Energy consumption modeling and optimization for SRAMs
7. The energy efficiency of IRAM architectures
8. Analysis of power consumption in memory hierarchies
9. Analytical energy dissipation models for low power caches
10. Energy-efficiency of VLSI caches: A comparative study
11. The filter cache: An energy efficient memory structure
12. Energy optimization of multilevel cache architectures for RISC and CISC processors
13. Exploiting spatial locality in data caches using spatial footprints
14. SimICS/sun4m: A virtual workstation
15. Tolerating latency through software-controlled prefetching in scalable shared-memory multiprocessors
16. Data prefetching on the HP PA-8000
17. Cache designs for energy efficiency
18. TPC benchmark D (decision support)
19. Cache-in-memory: A lower power alternative?