-
3
-
-
0020797359
-
Approximation of wiring delay in MOSFET LSI
-
Aug.
-
T. Sakurai, "Approximation of wiring delay in MOSFET LSI," IEEE J. Solid-State Circuits, vol. 18, pp. 418-426, Aug. 1983.
-
(1983)
IEEE J. Solid-State Circuits
, vol.18
, pp. 418-426
-
-
Sakurai, T.1
-
4
-
-
0032142155
-
On-chip cross talk noise model for deep-submicrometer ULSI interconnect
-
Aug.
-
S. Nakagawa, D. Sylvester, J. G. McBride, and S. Y. Oh, "On-chip cross talk noise model for deep-submicrometer ULSI interconnect," HP J., pp. 39-45, Aug. 1998.
-
(1998)
HP J.
, pp. 39-45
-
-
Nakagawa, S.1
Sylvester, D.2
McBride, J.G.3
Oh, S.Y.4
-
5
-
-
0031246188
-
When are transmission-line effects important for on-chip interconnects
-
Oct.
-
A. Deutsch et al., "When are transmission-line effects important for on-chip interconnects," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1836-1846, Oct. 1997.
-
(1997)
IEEE Trans. Microwave Theory Tech.
, vol.45
, pp. 1836-1846
-
-
Deutsch, A.1
-
6
-
-
0031355322
-
The importance of inductance and inductive coupling for on-chip wiring
-
Oct.
-
_, "The importance of inductance and inductive coupling for on-chip wiring," Proc. IEEE 6th Electrical Performance of Electronic Packaging, pp. 53-56, Oct. 1997.
-
(1997)
Proc. IEEE 6th Electrical Performance of Electronic Packaging
, pp. 53-56
-
-
-
10
-
-
0029521458
-
Generation sparse partial inductance matrices with guaranteed stability
-
Nov.
-
B. Krauter and L. Pilleggi, "Generation sparse partial inductance matrices with guaranteed stability," in Proc. IEEE ICCAD, Nov. 1995, pp. 45-52.
-
(1995)
Proc. IEEE ICCAD
, pp. 45-52
-
-
Krauter, B.1
Pilleggi, L.2
-
11
-
-
0033698637
-
On switch factor based analysis of coupled RC interconnects
-
June
-
A. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," in Proc. DAC, June 2000, pp. 79-84.
-
(2000)
Proc. DAC
, pp. 79-84
-
-
Kahng, A.1
Muddu, S.2
Sarto, E.3
-
12
-
-
84893702694
-
Clocktree RLC extraction with efficient inductance modeling
-
N. Chang, S. Lin, L. He, S. Nakagawa, and W. Xie, "Clocktree RLC extraction with efficient inductance modeling," in Proc. of DATE, 2000.
-
(2000)
Proc. of DATE
-
-
Chang, N.1
Lin, S.2
He, L.3
Nakagawa, S.4
Xie, W.5
-
13
-
-
0001169869
-
An efficient inductance modeling for on-chip interconnects
-
L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An efficient inductance modeling for on-chip interconnects," in Proc. CICC, 1999, pp. 457-460.
-
(1999)
Proc. CICC
, pp. 457-460
-
-
He, L.1
Chang, N.2
Lin, S.3
Nakagawa, O.S.4
-
14
-
-
0001901477
-
A new analytical model for on-chip RLC coupling interconnect
-
Y. Can, X. Huang, D. Sylvester, N. Chang, and C. Hu, "A new analytical model for on-chip RLC coupling interconnect," in Proc. IEDM, 2000, pp. 823-826.
-
(2000)
Proc. IEDM
, pp. 823-826
-
-
Can, Y.1
Huang, X.2
Sylvester, D.3
Chang, N.4
Hu, C.5
-
15
-
-
0032643283
-
Effects of inductance on the propagation delay and repeater insertion in VLSI circuits
-
June
-
Y. I. Ismail and E. G. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," in Proc. DAC, June 1999, pp. 721-724.
-
(1999)
Proc. DAC
, pp. 721-724
-
-
Ismail, Y.I.1
Friedman, E.G.2
-
16
-
-
0013410916
-
Signal net optimization via repeater insertion and transistor sizing
-
N. Chang, G. Zavagli, K. Rahmat, J. Ku, J. Wanek, and S. Y. Oh, "Signal net optimization via repeater insertion and transistor sizing," in HP Design Tech. Conf., 1997.
-
(1997)
HP Design Tech. Conf.
-
-
Chang, N.1
Zavagli, G.2
Rahmat, K.3
Ku, J.4
Wanek, J.5
Oh, S.Y.6
|