Clocktree rlc extraction with efficient inductance modeling

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 522-526

  Chang, Norman ^a   Lin, Shen ^a   He, Lei ^a   Nakagawa, O Sam ^a   Xie, Weize ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GROUND PLANES; INDUCTANCE EXTRACTION; INDUCTANCE MODELS; LOSS OF ACCURACY; SUB-PROBLEMS;

CLOCKS; EXHIBITIONS; INDUCTANCE;

EXTRACTION;

EID: 84893702694     PISSN: 15301591     EISSN: None     Source Type: Journal    
DOI: 10.1109/DATE.2000.840835     Document Type: Article

References (11)

1. J. Lillis, C.K. Cheng, S. Lin, and N. Chang, "Interconnect Analysis and Synthesis, Nov., John Wiley and Sons Inc., 1999.
2. S. Morton, On-Chip Inductance Issues in Multiconductor Systems, ACM/IEEE DAC, 1999.
3. P. Restle, A. Ruehli, and S. Walker, Dealing with Inductance in High-Speed Chip Design, ACM/IEEE DAC, 1999.
4. N. Chang, V. Kanevsky, O. S. Nakagawa, K. Rahmat, and S.-Y. Oh, "Fast Generation of Statistically-based Worst-Case Modeling of On-Chip Interconnect", IEEE ICCD 1997.
5. L. He, N. Chang, S. Lin, and O. S. Nakakawa, Efficient Inductance Modeling for On-chip Interconnects, IEEE CICC, 1999.
6. Raphael User Manual, Avant! Corporation
7. A.E. Ruehli, "Inductance Calculation in a Complex Integrated Circuit Environment, " IBM Journal of Res. And Dev., 1972.
8. A.E. Ruehli, "Equivalent Circuit Models for Three-Dimensional Multiconductor Systems, " IEEE Trans. On MIT, 1974.
9. M. Kamon, M.J. Tsuk, J. White, "Fasthenry: a Multipole-Accelerated 3D Inductance Extraction Program, " IEEE Trans. On MIT, 1994.
10. W. Press, S. Teukolsky, W. T. Vetterling and B. P. Flannery, "Numerical Recipes in C, " Cambridge University Press, 1992.
11. K. Bernstein, et al, High Speed CMOS Design Styles, Kluwer Academic Publishers, 1998.