A preliminary study on data allocation of on-chip dual memory banks

Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT

Volumn 2002-January, Issue , 2002, Pages 60-68

  Cho, Jeonghun ^a   Kim, Jinhwan ^a   Paek, Yunheung ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Application software; Assembly; Digital signal processing; Finite impulse response filter; Memory architecture; Registers; Space technology; System on a chip; Time to market; Upper bound

Indexed keywords

APPLICATION PROGRAMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; ASSEMBLY; CODES (SYMBOLS); COMMERCE; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; CONCURRENT ENGINEERING; DIGITAL SIGNAL PROCESSING; FIR FILTERS; HARDWARE; IMPULSE RESPONSE; PROGRAM COMPILERS; SIGNAL PROCESSING; SOFTWARE DESIGN; SYSTEM-ON-CHIP;

REGISTERS; SPACE TECHNOLOGIES; SYSTEM ON A CHIP; TIME TO MARKET; UPPER BOUND;

MEMORY ARCHITECTURE;

EID: 84948451794     PISSN: 15506207     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INTERA.2002.995844     Document Type: Conference Paper

References (11)

1. A. Appel, J. Davidson, and N. Ramsey. The Zephyr Compiler Infrastructure. Technical Report at http://www.cs.virgina.edu/zephyr, University of Virginia, 1998.
2. G. Araujo and S. Malik. Code Generation for Fixed-point DSPs. ACM Transactions on Design Automation of Electronic Systems, 3(2):136-161, April 1998.
3. C. Fraser. A Retargetable Compiler for ANSI C. ACM SIGPLAN Notices, 26(10):29-43, Oct. 1991.
4. S. Jung and Y. Paek. The Very Portable Optimizer for Digital Signal Processors. In International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 84-92, Nov. 2001.
5. R. Leupers and P. Marwedel. Algorithms for Address Assignment in DSP Code Generation. In Internaltional Conference on Computer-Aided Design, 1996.
6. Motorola Inc., Austin, TX. DSP56000 24-Bit Digital signal Processor Family Manual, 1995.
7. R. Prim. Shortest Connection Networks and Some Generalizations. Bell Systems Technical Journal, 36(6):1389-1401, 1957.
8. M. A. R. Saghir, P. Chow, and C. G. Lee. Exploiting Dual Data-Memory Banks in Digital Signal Processors. ACM SIGOPS Operating Systems, pages 234-243, 1996.
9. A. Sudarsanam and S. Malik. Simultaneous Reference Allocation in Code Generation for Dual Data Memory Bank ASIPs. ACM Transactions on Design Automation of Electronic Systems, 5(2):242-264, April 2000.
10. Texas Instruments, Austin, TX. TMS320C2x User's Guide. Revision C, 1993.
11. V. Zivoljnovic, J.M. Velarde, C. Schager, and H. Meyr. DSPStone - A DSP oriented Benchmarking Methodology. In Proceedings of International Conference on Signal Processing Applications and Technology, 1994.