Fractional rate dataflow model and efficient code synthesis for multimedia applications

Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems

Volumn , Issue , 2002, Pages 12-17

  Oh, Hyunok ^a   Ha, Soonhoi ^a  

^a Seoul National University   (South Korea)

Author keywords

CSDF; Fractional rate; Memory; Multimedia; SDF

Indexed keywords

CODES (SYMBOLS); DATA FLOW ANALYSIS; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS;

FRACTIONAL RATE;

MULTIMEDIA SYSTEMS;

EID: 0036977075     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/513829.513834     Document Type: Conference Paper

References (13)

1. "COSSAP: A stream driven simulator," in Proc. IEEE Int. Workshop Microelectronics Commun., Interlaken, Switzerland, Mar. 1991.
2. R. Lauwereins, M. Engels, J. A. Peperstraete, E. Steegmans, and J. Van Ginderdeuren, "GRAPE: A CASE Tool for Digital Signal Parallel Processing", IEEE ASSP Magazine, vol. 7, (no.2):32-43, April, 1990
3. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschimitt, "Ptolcmy: A Framework for Simulating and Prototyping Heterogeneous Systems", Int. Journal of Computer Simulation, special issue on "Simulation Software Development", vol. 4, pp. 155-182, April, 1994.
4. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, "APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations", DAES, vol. 2, no. 1, pp. 33-60, January, 1997.
5. W. Sung and S. Ha, "Memory Efficient Software Synthesis using Mixed Coding Style from Dataflow Graph", IEEE Transactions on VLSI Systems, Vo.8, pp.522-526, Oct, 2000.
6. S. Ritz, M. Willems, and H. Meyr, "Scheduling for optimum data memory compaction in block diagram oriented software synthesis," in Proc. ICASSP, Detroit, MI, May 1995, pp. 2651-2654.
7. P. K. Murthy, and S. S. Bhattacharyya, "Shared Buffer Implementations of Signal Processing Systems Using Lifetime Analysis Techniques", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2, Feb., 2001.
8. J. A. Sharp, Data Flow Computing. West Sussex, U.K.: Ellis Horwood, 1985.
9. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous dataflow programs for digital signal processing," IEEE Trans. Comput., vol. C-36, no. 1, pp. 24-35, Jan 1987.
10. G. Bilsen, M. Engles, R. Lauwereins, and J. A. Peperstraete, "Cyclo-Static Dataflow," IEEE Trans. Signal Processing, vol. 44, no. 2, Feb 1996.
11. Telenor Research, "TMN (H.263) Encoder/Decoder, Version 2.0", Download via anonymous ftp to bonde.nta.no, June 1997.
12. J. T. Buck, "Scheduling dynamic dataflow graphs with bounded memory using the token flow model," Ph. D. Dissertation, Dept. Elect. Eng. Comput. Sci., Univ. of California, Berkeley, Sept. 1993.
13. http://peace.snu.ac.kr/research/peace, PeaCE: Codesign Environment.